rvsim-core 2.0.0

A cycle-level RISC-V 64-bit system simulator.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

//! Memory-Mapped IO Devices.
//!
//! This module contains implementations of various hardware devices
//! found in the system-on-chip, such as timers (CLINT), interrupt controllers (PLIC),
//! serial ports (UART), and block devices (virtio).

pub mod clint;

pub mod goldfish_rtc;

pub mod htif;

pub mod plic;

pub mod sim_control;

pub mod syscon;

pub mod uart;

pub mod virtio_disk;

pub use clint::Clint;
pub use goldfish_rtc::GoldfishRtc;
pub use htif::Htif;
pub use plic::Plic;
pub use sim_control::{SimControl, SimOp};
pub use syscon::SysCon;
pub use uart::Uart;
pub use virtio_disk::VirtioBlock;

pub use crate::soc::traits::Device;