1 2 3 4 5 6 7 8
# TODO * [x] write doc.rs * [x] separate RV Base, RV64, and RV32 into different vecs * [x] add rvv support * [x] add riscv-opcode as a submodule * [ ] name CSRs * [ ] accelerate the decoding