rust-hdl-widgets 0.46.0

Write firmware for FPGAs in Rust - widget crate
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124

#[derive(Copy, Clone, Debug, PartialEq)]
pub struct MemoryTimings {
    pub initial_delay_in_nanoseconds: f64,
    pub t_rp_recharge_period_nanoseconds: f64,
    pub t_rfc_autorefresh_period_nanoseconds: f64,
    pub load_mode_command_timing_clocks: u32,
    pub t_ras_row_active_min_time_nanoseconds: f64,
    pub t_rc_row_to_row_min_time_nanoseconds: f64,
    pub t_rcd_row_to_column_min_time_nanoseconds: f64,
    pub t_rrd_bank_to_bank_activate_min_time_nanoseconds: f64,
    pub t_wr_write_recovery_time_nanoseconds: f64,
    pub t_refresh_max_interval_nanoseconds: f64,
    pub clock_speed_hz: f64,
    pub columns_per_bank: u32,
    pub rows_per_bank: u32,
    pub num_banks: u32,
}

impl MemoryTimings {
    pub fn mt48lc8m16a2(clock_speed_hz: f64) -> Self {
        Self {
            initial_delay_in_nanoseconds: 100.0e3,
            t_rp_recharge_period_nanoseconds: 20.0,
            t_rfc_autorefresh_period_nanoseconds: 66.0,
            load_mode_command_timing_clocks: 2,
            t_ras_row_active_min_time_nanoseconds: 44.0,
            t_rc_row_to_row_min_time_nanoseconds: 66.0,
            t_rcd_row_to_column_min_time_nanoseconds: 20.0,
            t_rrd_bank_to_bank_activate_min_time_nanoseconds: 15.0,
            t_wr_write_recovery_time_nanoseconds: 15.0,
            t_refresh_max_interval_nanoseconds: 16e6 / 4096.0,
            clock_speed_hz,
            columns_per_bank: 512,
            rows_per_bank: 4096,
            num_banks: 4,
        }
    }
    pub fn is42s16320f7(clock_speed_hz: f64) -> Self {
        Self {
            initial_delay_in_nanoseconds: 100.0e3,
            t_rp_recharge_period_nanoseconds: 15.0,
            t_rfc_autorefresh_period_nanoseconds: 60.0,
            load_mode_command_timing_clocks: 2,
            t_ras_row_active_min_time_nanoseconds: 37.0,
            t_rc_row_to_row_min_time_nanoseconds: 60.0,
            t_rcd_row_to_column_min_time_nanoseconds: 15.0,
            t_rrd_bank_to_bank_activate_min_time_nanoseconds: 14.0,
            t_wr_write_recovery_time_nanoseconds: 14.0,
            t_refresh_max_interval_nanoseconds: 16e6 / 4096.0,
            clock_speed_hz,
            columns_per_bank: 1024, // 10 bits
            rows_per_bank: 8192,    // 13 bits
            num_banks: 4,           // 2 bits - total address is thus 25 bits.
        }
    }
    pub fn fast_boot_sim(clock_speed_hz: f64) -> Self {
        Self {
            initial_delay_in_nanoseconds: 1000.0,
            t_rp_recharge_period_nanoseconds: 20.0,
            t_rfc_autorefresh_period_nanoseconds: 66.0,
            load_mode_command_timing_clocks: 2,
            t_ras_row_active_min_time_nanoseconds: 44.0,
            t_rc_row_to_row_min_time_nanoseconds: 66.0,
            t_rcd_row_to_column_min_time_nanoseconds: 20.0,
            t_rrd_bank_to_bank_activate_min_time_nanoseconds: 15.0,
            t_wr_write_recovery_time_nanoseconds: 14.0,
            t_refresh_max_interval_nanoseconds: 16e6 / 8192.0,
            clock_speed_hz,
            columns_per_bank: 32,
            rows_per_bank: 32,
            num_banks: 4,
        }
    }
    pub fn t_boot(&self) -> u16 {
        nanos_to_clocks(self.initial_delay_in_nanoseconds, self.clock_speed_hz)
    }
    pub fn t_rp(&self) -> u16 {
        nanos_to_clocks(self.t_rp_recharge_period_nanoseconds, self.clock_speed_hz)
    }
    pub fn t_rfc(&self) -> u16 {
        nanos_to_clocks(
            self.t_rfc_autorefresh_period_nanoseconds,
            self.clock_speed_hz,
        )
    }
    pub fn t_ras(&self) -> u16 {
        nanos_to_clocks(
            self.t_ras_row_active_min_time_nanoseconds,
            self.clock_speed_hz,
        )
    }
    pub fn t_rc(&self) -> u16 {
        nanos_to_clocks(
            self.t_rc_row_to_row_min_time_nanoseconds,
            self.clock_speed_hz,
        )
    }
    pub fn t_rcd(&self) -> u16 {
        nanos_to_clocks(
            self.t_rcd_row_to_column_min_time_nanoseconds,
            self.clock_speed_hz,
        )
    }
    pub fn t_rrd(&self) -> u16 {
        nanos_to_clocks(
            self.t_rrd_bank_to_bank_activate_min_time_nanoseconds,
            self.clock_speed_hz,
        )
    }
    pub fn t_wr(&self) -> u16 {
        nanos_to_clocks(
            self.t_wr_write_recovery_time_nanoseconds,
            self.clock_speed_hz,
        )
    }
    pub fn t_refresh_max(&self) -> u16 {
        nanos_to_clocks(self.t_refresh_max_interval_nanoseconds, self.clock_speed_hz)
    }
}

pub fn nanos_to_clocks(time_in_nanos: f64, clock_speed_hz: f64) -> u16 {
    let clock_period_in_nanos = 1.0e9 / clock_speed_hz;
    (time_in_nanos / clock_period_in_nanos).ceil() as u16
}