Skip to main content

rucc_codegen/
pipeline.rs

1//! One IR function to one machine function, which is every pass in this crate in order.
2//!
3//! Design: `spec/10-backend.md` section 10.1, which is where the order comes from.
4//!
5//! Each pass here is written and tested on its own and each is useful on its own, but there is
6//! exactly one order they run in and until now that order lived in the tests. A caller outside
7//! this crate would have had to know that splitting critical edges comes after lowering and
8//! before allocation, that the frame is worked out after allocation because the spill slots are
9//! the largest thing in it, and that the prologue is written after the frame. None of that is a
10//! decision a driver should be making, so it is written down once, here.
11//!
12//! # What comes out
13//!
14//! A function whose every register is physical, whose every offset into the frame is a constant,
15//! and whose blocks are in the order they run in with the jumps that order needs. That is the
16//! point at which a function is one an encoder could read, and there is nothing left in it that
17//! is not an instruction of the machine it was compiled for.
18//!
19//! # What is still missing from the middle
20//!
21//! The optimizing path, all of it. What runs here is `spec/10-backend.md` section 10.3's fast
22//! path: one rule per term, a linear scan, and a block order from the shape of the CFG rather
23//! than from block frequency. No scheduling, and the redundant moves a coalescer would take out
24//! are still in the output.
25
26use rucc_base::Interner;
27use rucc_cost::Goal;
28use rucc_ir as ir;
29use rucc_mir as mir;
30use rucc_regalloc::assign::Env;
31use rucc_target::{
32    BitInsts, BranchInsts, CallRegs, FlagInsts, FrameInsts, MachineInsts, PhysReg, RegFile,
33    ShortInsts, TargetInfo, TimingInsts, x86_64,
34};
35use rucc_tuple::Arch;
36
37use crate::bits;
38use crate::combine;
39use crate::compare;
40use crate::copies;
41use crate::coverage::Fired;
42use crate::elsewhere::Elsewhere;
43use crate::finish::{Convention, Padding, Probing, Protect, Tracing, finish};
44use crate::fold;
45use crate::frame::{self, Frame, Layout};
46use crate::kept;
47use crate::layout;
48use crate::lower::{self, Unsupported};
49use crate::lowering::{self, Lowerings};
50use crate::pressure::{Cost, Pressure};
51use crate::schedule;
52use crate::shorten;
53use crate::slots::{self, Slots};
54use crate::split;
55use crate::weights;
56
57/// Everything about a machine that compiling a function for it needs.
58///
59/// The fields are different kinds of fact and they come from different places: where the
60/// convention puts things, what registers the machine has, which instructions build a frame,
61/// which instructions a branch becomes, and which registers the allocator may hand out. The last
62/// one is not a target fact on its own, because holding a register back as scratch is a decision
63/// about the allocator rather than about the machine, which is why it is built here rather than
64/// in [`rucc_target`].
65#[derive(Debug)]
66pub struct Machine {
67    /// Where the convention this function is compiled for puts things.
68    pub conv: &'static CallRegs,
69    /// The registers the machine has, which is what says how wide a spill slot of a class is.
70    pub file: RegFile,
71    /// The instructions that take a frame and give it back.
72    pub insts: &'static FrameInsts,
73    /// The instructions a branch becomes once the blocks are in an order.
74    pub branch: &'static BranchInsts,
75    /// How much of a register each of the machine's instructions reads and writes.
76    pub bits: &'static BitInsts,
77    /// What each of the machine's instructions leaves in the condition state.
78    pub flags: &'static FlagInsts,
79    /// What shape each of the machine's instructions is, which is what a pass proposing a new one
80    /// has its proposal held against.
81    pub shapes: &'static MachineInsts,
82    /// How long each of the machine's instructions takes, and what it takes it on.
83    pub timing: &'static TimingInsts,
84    /// Which of the machine's instructions have a shorter spelling of the same answer.
85    pub short: &'static ShortInsts,
86    /// What the allocator may hand out, and what it holds back.
87    pub env: Env,
88}
89
90/// The scratch registers held back from the allocator on x86-64.
91///
92/// Two, because a move on an edge may have to break a cycle and a spilled value has to be read
93/// into something, and those can want a register at the same instruction. Two is also what nearly
94/// every instruction wants, including the one that looks larger: an instruction that reads two
95/// spilled values and writes a third sends the answer back into a register an operand arrived in
96/// rather than asking for one of its own, and `rewrite` says why that is allowed.
97///
98/// It is not two because two was enough to start with and nobody looked again. There is no third
99/// to hold back. A scratch register has to be one the convention passes nothing in, since the
100/// rewriter puts moves in wherever it likes, and one the callee does not owe back, since the
101/// rewriter runs after the prologue has been decided and cannot ask for a register to be saved. On
102/// SysV that is `r10`, `r11` and `rax`, and `rax` is not one to take: it is the return value, so
103/// holding it back costs a move at every return in the program, which is a price paid everywhere
104/// for a shape that turns up almost nowhere.
105///
106/// An instruction that wants a third is the indexed store with its base, its index and its value
107/// all on the stack, which is tamnd/rucc#913. `rewrite` answers that one by borrowing a register
108/// and putting back what was in it, which costs two memory accesses at the instruction that wanted
109/// it and nothing anywhere else.
110pub(crate) const SCRATCH: [PhysReg; 2] = [x86_64::R10, x86_64::R11];
111
112/// How many of each class are held back.
113const SCRATCH_COUNT: usize = SCRATCH.len();
114
115impl Machine {
116    /// The x86-64 machine under that convention.
117    ///
118    /// Both files are offered. A value the selector produces is in one or the other, which is
119    /// decided by its type: an integer and an address are general purpose and a `float` or a
120    /// `double` is in a vector register, and the allocator is given each file separately because
121    /// no move goes between them.
122    #[must_use]
123    pub fn x86_64(conv: &'static CallRegs) -> Self {
124        let order: Vec<PhysReg> =
125            conv.int_order.iter().copied().filter(|reg| !SCRATCH.contains(reg)).collect();
126        // The vector file wants its own two, for the same two jobs, and they have to be two the
127        // convention does not preserve: a scratch register is written by a move the rewriter puts
128        // in, which is after the prologue has already been decided, so one the callee owes back
129        // would be one nothing saved. That rules out the upper ten on Windows and nothing at all
130        // on SysV, and taking the last two that are left lands on `xmm14` and `xmm15` there and on
131        // `xmm4` and `xmm5` on Windows, neither of which any argument travels in.
132        let free: Vec<PhysReg> =
133            conv.sse_order.iter().copied().filter(|&reg| !conv.preserves_sse(reg)).collect();
134        let at = free.len().saturating_sub(SCRATCH_COUNT);
135        let sse_scratch: Vec<PhysReg> = free[at..].to_vec();
136        let sse_order: Vec<PhysReg> =
137            conv.sse_order.iter().copied().filter(|reg| !sse_scratch.contains(reg)).collect();
138        Self {
139            conv,
140            file: x86_64::REGS,
141            insts: &x86_64::FRAME,
142            branch: &x86_64::BRANCH,
143            bits: &x86_64::BITS,
144            flags: &x86_64::FLAGS,
145            shapes: &x86_64::MACHINE,
146            timing: &x86_64::TIMING,
147            short: &x86_64::SHORT,
148            env: Env::new().with(x86_64::GPR, &order, &SCRATCH).with(
149                x86_64::XMM,
150                &sse_order,
151                &sse_scratch,
152            ),
153        }
154    }
155
156    /// The machine a target describes, or `None` when no backend in this crate covers it.
157    ///
158    /// [`TargetInfo`] already carries the convention, because the front end needs it to lay a
159    /// `va_list` out, so the only thing this decides is which architecture's frame instructions
160    /// and register file go with it. AArch64 and RISC-V are `None` until M6 fills them in, and a
161    /// caller that gets one reports a target it cannot compile for rather than compiling wrongly.
162    #[must_use]
163    pub fn for_target(target: &TargetInfo) -> Option<Self> {
164        let conv = target.call_regs?;
165        match target.tuple.arch() {
166            Arch::X86_64 => Some(Self::x86_64(conv)),
167            _ => None,
168        }
169    }
170}
171
172/// Whether every function calls a profiler on the way in, and where that call goes.
173///
174/// What `-pg` asks for, with `-mfentry` and `-mno-fentry` choosing between the last two. The choice
175/// has already been made against the target by the time this is built, which is why there is no
176/// answer here for a command line that named neither.
177#[derive(Debug, Clone, Copy, Default, PartialEq, Eq)]
178pub enum Profile {
179    /// It does not, which is what nearly every command line asks for.
180    #[default]
181    No,
182    /// In front of the prologue, which is the hook a tracer can replace while the program runs.
183    Early,
184    /// Once the frame is taken, which is the hook that reads the frame pointer.
185    Late,
186}
187
188/// How much room every function opens with for something to be written over it later.
189///
190/// What `-fpatchable-function-entry=` asks for, as the two halves a prologue deals in rather than
191/// as the total and the part the flag is written in. The room can be on either side of the
192/// function's own label and the two sides are not the same thing: what is after the label is inside
193/// the function, which is what a patcher redirecting a call into it wants, and what is in front of
194/// it is outside, which is where a patcher that needs a whole instruction it can reach from the
195/// first one puts it.
196#[derive(Debug, Clone, Copy, Default, PartialEq, Eq)]
197pub struct Room {
198    /// How many bytes go after the function's own label.
199    pub after: u32,
200    /// How many go in front of it.
201    pub before: u32,
202}
203
204impl Room {
205    /// Whether any room at all was asked for, which is what decides whether a function gets one.
206    ///
207    /// `=0` is a command line that asked for none, and gcc takes it and writes nothing, so the
208    /// question is about the numbers rather than about whether the flag was written.
209    #[must_use]
210    pub const fn any(self) -> bool {
211        self.after > 0 || self.before > 0
212    }
213}
214
215/// What the command line says, as opposed to what the machine says.
216///
217/// Most of it is about a frame, which is what this held to begin with, and the rest is passes being
218/// asked for or turned off by name. [`Flags::goal`] is neither: it is the one thing here that no
219/// flag names on its own and that every pass below selection may read.
220#[derive(Debug, Clone, Copy, PartialEq, Eq)]
221pub struct Flags {
222    /// Whether every function keeps a frame pointer, which `-fno-omit-frame-pointer` asks for.
223    pub frame_pointer: bool,
224    /// Whether the red zone may be used, which `-mno-red-zone` and every kernel turns off.
225    pub red_zone: bool,
226    /// Whether a frame is taken a page at a time, which `-fstack-clash-protection` asks for.
227    pub stack_clash: bool,
228    /// Whether every address an indirect branch may arrive at opens with a landing pad, which
229    /// `-fcf-protection=branch` asks for. That is every function, and every label of a function
230    /// whose address the program took.
231    pub landing: bool,
232    /// Whether every function calls a profiler on the way in, which `-pg` asks for.
233    pub profile: Profile,
234    /// How much room every function opens with for a patcher, which
235    /// `-fpatchable-function-entry=` asks for. See [`Room`].
236    pub patch: Room,
237    /// Whether the blocks are put in the order the weights say rather than in the order the
238    /// shape of the graph says, which `-freorder-blocks` asks for and every level above `-O0`
239    /// turns on. See [`crate::layout`].
240    pub reorder: bool,
241    /// Whether two locals that are never both wanted may be the same bytes, which
242    /// `-fstack-reuse=none` turns off and `-O0` does not ask for. Spill slots share whatever this
243    /// says, since a spill slot is not a variable and nothing can ask a debugger for one. See
244    /// [`crate::slots`].
245    pub reuse: bool,
246    /// Whether the instructions of a block are put in the order the machine finishes soonest,
247    /// which `-fschedule-insns2` asks for and every level from `-O2` turns on. See
248    /// [`crate::schedule`].
249    pub schedule: bool,
250    /// Whether the target's timing model is believed about the machine's units as well as about
251    /// its latencies, which `-Zcycle-accurate-model=` says and the model itself answers otherwise.
252    ///
253    /// `None` is a command line that did not say, which is nearly every one, and then the model's
254    /// own answer decides. It is here rather than only on the model because section 38.1 asks for
255    /// a way to say the model is better or worse than it claims without editing the model, and
256    /// because the measurement section 38.8 owes is the same corpus compiled both ways.
257    pub accurate: Option<bool>,
258    /// Whether the register allocator runs its own checks on a build that has assertions compiled
259    /// out, which `-Zverify-each` asks for. See [`rucc_regalloc::run`].
260    pub verify: bool,
261    /// Whether the level asked for small code or for fast code.
262    ///
263    /// The level itself lives in `rucc-session`, which is above this crate, so what arrives here is
264    /// the answer rather than the question. It is on the flags rather than on the [`Machine`]
265    /// because it is not a fact about a machine: the same machine compiles the same function both
266    /// ways, and which way is what the command line said.
267    ///
268    /// tamnd/rucc#741 is the issue about this not being here at all, and about `-Os` having been a
269    /// shorter list of middle end passes and nothing else. [`crate::shorten`] is the first pass
270    /// below selection to read it.
271    pub goal: Goal,
272}
273
274impl Default for Flags {
275    /// No frame pointer, the red zone allowed, the frame taken in one subtraction, no landing pad,
276    /// no profiling, no room for a patcher, the blocks in the order the graph's shape gives,
277    /// nothing in the frame sharing with anything, no scheduling and code that is meant to be fast
278    /// rather than small, which is what a convention that has a red zone says at `-O0` when nobody
279    /// on the command line has said otherwise.
280    fn default() -> Self {
281        Self {
282            frame_pointer: false,
283            red_zone: true,
284            stack_clash: false,
285            landing: false,
286            profile: Profile::No,
287            patch: Room::default(),
288            reorder: false,
289            reuse: false,
290            schedule: false,
291            accurate: None,
292            verify: false,
293            goal: Goal::Speed,
294        }
295    }
296}
297
298/// Compiles one function, from the IR the middle end produced to machine instructions.
299///
300/// The function is taken by reference that can be written through, because the first pass is an
301/// IR to IR rewrite: a construct whose lowering is a new shape of control flow cannot be a rule,
302/// since a rule replaces a term with a term and has nowhere to put a block. So the IR that reaches
303/// selection is not quite the IR the middle end produced, and this is the only place that is true.
304/// `--emit=ir` prints before any of this runs.
305///
306/// `elsewhere` is the one thing here that is a fact about the module rather than about the
307/// function, and it is passed in rather than looked up because this only ever sees the one
308/// function. What it decides is how the address of a name is come by, which is the difference
309/// between an address this file can measure to and one only the linker knows.
310///
311/// # Errors
312///
313/// The first thing in it this cannot lower, which is what [`lower::func`] reports, and one thing
314/// after it that is about the shape of the function rather than about an instruction, which is a
315/// frame that grows while it runs in a function whose flags say no frame may. Everything else after
316/// lowering works on machine instructions that exist, so it either runs or it is a bug in this
317/// crate.
318pub fn compile(
319    source: &mut ir::Func,
320    names: &mut Interner,
321    machine: &Machine,
322    elsewhere: &Elsewhere,
323    flags: Flags,
324) -> Result<mir::Func, Unsupported> {
325    let (mut fired, mut pressure, mut lowerings) =
326        (Fired::new(), Pressure::new(), Lowerings::new());
327    compile_recording(
328        source,
329        names,
330        machine,
331        elsewhere,
332        flags,
333        &mut Recording { fired: &mut fired, pressure: &mut pressure, lowerings: &mut lowerings },
334    )
335}
336
337/// Somewhere to put what a compilation did along the way, for the flags that ask.
338///
339/// One of these rather than three parameters, because they are one thing: a caller either wants
340/// the measurements or does not, and a caller that does wants the same three to cover every
341/// function of every file on the command line.
342#[derive(Debug)]
343pub struct Recording<'a> {
344    /// Which lowering rules fired, for `-Zrule-coverage`.
345    pub fired: &'a mut Fired,
346    /// What the allocator had to put on the stack, for `-Zregister-pressure`.
347    pub pressure: &'a mut Pressure,
348    /// What the pre-selection lowering group did, for `-Zlowering`.
349    pub lowerings: &'a mut Lowerings,
350}
351
352/// The same compilation, with what it did along the way recorded.
353///
354/// Two functions rather than one that takes options, because a caller that does not want the
355/// numbers should not have to say so. What each field of the [`Recording`] is for is on the field,
356/// and all of them are added to rather than replaced, so a caller passes the same one for every
357/// function of a module and every module of a command line and gets the answer for all of them.
358///
359/// # Errors
360///
361/// The same as [`compile`]. A function that was refused contributes nothing to any of them, since
362/// a function that did not compile is not evidence about what a rule set or a frame would have
363/// done.
364pub fn compile_recording(
365    source: &mut ir::Func,
366    names: &mut Interner,
367    machine: &Machine,
368    elsewhere: &Elsewhere,
369    flags: Flags,
370    recording: &mut Recording<'_>,
371) -> Result<mir::Func, Unsupported> {
372    // Everything the machine has no rule for, rewritten into things it has, as one group rather
373    // than as a dozen lines here. What is in the group and what the order between its members is
374    // for are both in `crate::lowering`, which is where a new lowering is added.
375    let counting = recording.lowerings.wanted();
376    let ran = lowering::group(source, names, machine.conv, counting);
377    if counting {
378        let called = names.resolve(source.name).to_owned();
379        recording.lowerings.record(&called, ran);
380    }
381    // The function the program said it writes the whole of itself, which is what decides most of
382    // the frame below rather than being one more thing in it. Read here rather than beside the rest
383    // of the layout because the refusal a few lines down is the earliest thing that asks.
384    let naked = source.attrs.set.contains(ir::AttrSet::NAKED);
385    let lowered = lower::func(source, names, machine.conv, elsewhere)?;
386    recording.fired.merge(&lowered.fired);
387    let lower::Lowered { mut func, mut stack, blocks, .. } = lowered;
388    // Straight after selection, because this is the last moment the machine blocks and the IR
389    // blocks still stand one for one, and the pass that reads the numbers is the very last one
390    // there is. See `crate::weights`.
391    if flags.reorder {
392        weights::carry(source, &blocks, &mut func);
393    }
394    // The one thing a frame that grows while it runs cannot be asked for, which is a refusal rather
395    // than wrong code.
396    if let Some(inst) = stack.grown_at {
397        // And the one thing a naked function cannot be asked for either, from the other side of the
398        // same fact. A frame that grows is reached from a frame pointer the prologue establishes,
399        // and there is no prologue here, so the address the array hands out would be counted from a
400        // register holding whatever the caller left in it.
401        if naked {
402            return Err(Unsupported::Dynamic { inst, growing: lower::Growing::Naked });
403        }
404        // The lowering refuses a variable length array that asks for more alignment than a call
405        // leaves the stack pointer on. A fixed local asking for it in the same function is the same
406        // refusal arrived at from the other side: the prologue would force the alignment, and
407        // forcing it and moving the stack pointer afterwards are two frames that each want the one
408        // register that still reaches the rest of the frame. See `Growing` in [`crate::frame`].
409        if stack.locals.iter().any(|local| local.align > machine.conv.stack_align) {
410            return Err(Unsupported::Dynamic { inst, growing: lower::Growing::Aligned });
411        }
412    }
413
414    // Before the fold below, which is the order section 37.6 puts the two in. A widening this takes
415    // out is one whose readers are sent to its source, and one of those readers may be an address
416    // computation, so asking which bits are read first means the fold sees the addresses as they
417    // will be rather than as they were.
418    bits::dead(&mut func, machine.bits, machine.shapes, names);
419
420    // After selection, because the address instruction and the one that reads it are both machine
421    // instructions only once selection has written them, and before allocation, because what makes
422    // the pair safe to put together is that a virtual register is written once. The addresses into
423    // the frame and into the caller's argument area go through it like anything else, and the two
424    // lists `finish` reads are rewritten as they do, so an address that ends up inside its reader
425    // is still an address the frame layout knows to write an offset into.
426    let mut pending = fold::Pending {
427        addresses: &mut stack.addresses,
428        arguments: &mut stack.arguments,
429        dynamic: &mut stack.dynamic,
430    };
431    fold::addresses(&mut func, machine.insts, machine.shapes, names, &mut pending);
432
433    // After that fold rather than before it, because what this puts inside an arithmetic
434    // instruction is a load's addressing mode and a load whose address is still a `lea` in front of
435    // it has nothing in its own mode worth carrying. Before allocation for the reason the fold is:
436    // a virtual register is written once, which is the whole of why the value the load produced
437    // cannot have changed between the two instructions this joins.
438    // The run that reads a place, computes on it and writes it back goes first, because it is three
439    // instructions the selector wrote and taking the load out of the middle one first would leave
440    // the same run written a second way.
441    combine::stores(&mut func, machine.shapes, machine.flags, names, &mut pending);
442    combine::loads(&mut func, machine.shapes, names, &mut pending);
443
444    // Whether this function carries a canary is the front end's answer, because what
445    // `-fstack-protector` asks about is the kind of local a function has and the types are gone by
446    // here. What the machine does about it is this crate's answer, and a target with nowhere to
447    // keep the word a canary is copied from does nothing, which is what the driver refuses a
448    // command line over before any of this runs.
449    // Not in a naked function, whatever the command line asked of every function. The canary is a
450    // word the prologue copies into the frame and the check at the end reads back, so a function
451    // with neither has nowhere to put it and nowhere to read it from. gcc leaves one out too.
452    let protect = source.attrs.set.contains(ir::AttrSet::STACK_PROTECT) && !naked;
453    let guard = protect.then_some(machine.conv.guard.as_ref()).flatten();
454    // Nothing at all on a target with no hook to call, which is the same answer the protector gives
455    // on a target with nowhere to keep its word, and the driver refuses the command line over it
456    // before any of this runs.
457    let profile = match machine.conv.trace {
458        Some(_) => flags.profile,
459        None => Profile::No,
460    };
461    let base = stack.layout(Layout::new(machine.conv, machine.file));
462    let layout = Layout {
463        // The later hook reads the frame pointer to find out who called this function, so a
464        // function that calls it is given one whether or not anything else asked. A function that
465        // asked where its own frame is has the same claim on one, and for a plainer reason: the
466        // register is the answer.
467        //
468        // And not at all in a naked function, whatever any of that says. Establishing one is two
469        // instructions of a prologue there is none of, and a function that saves the machine state
470        // by hand is usually saving the frame pointer among it, which is what micropython's
471        // `nlr_push` does on its third line.
472        frame_pointer: !naked
473            && (flags.frame_pointer
474                || profile == Profile::Late
475                || stack.walks_frames
476                || stack.saves_place),
477        // And not in a naked function either, which is not about what the red zone costs but about
478        // what the refusal below has to be able to see. A local small enough to live below the
479        // stack pointer takes no bytes off it, so the frame comes out empty and a function that
480        // wanted somewhere to keep something would be told it asked for nothing. Taking the red
481        // zone away makes every local show up as bytes, and bytes are what gets refused.
482        red_zone: flags.red_zone && !naked,
483        protect: guard.is_some(),
484        naked,
485        // A protected function calls the one that does not come back, on the arm where the check
486        // failed, so it is not a leaf however few calls the program wrote in it. That is what
487        // takes the red zone away from it and what makes its frame leave the stack pointer where
488        // a call needs it. The later hook is a call in the same position and costs the same.
489        //
490        // The earlier one is not, and this is the one place the difference shows. It runs before
491        // the prologue has written anything, so the bytes below the stack pointer it uses are ones
492        // this function has not put anything in yet, and a leaf that keeps its locals down there
493        // stays a leaf. gcc leaves it alone too.
494        leaf: base.leaf && guard.is_none() && profile != Profile::Late,
495        ..base
496    };
497
498    // Before allocation as well, and asked here rather than where it is used because what it asks
499    // is whether anything but the branch reads the byte a comparison wrote. A virtual register is
500    // written once and a physical one is not, so after allocation that question no longer has an
501    // answer.
502    let fusable = layout::fusable(&func, machine.branch, names);
503
504    // In front of the splitting below, because what it does is take the values off the edges out of
505    // a computed `goto` and the splitting has no answer for one of those: the block they leave ends
506    // in a jump already, so neither end of the edge is somewhere a move can go.
507    split::indirect(&mut func, machine.branch, machine.insts, names);
508
509    // And after it, because what it puts a pad at is the block an address names and the pass above
510    // is what settles which block that is. The pad the prologue opens with is written much later,
511    // with the rest of the prologue, since the address it answers for is the function's own.
512    //
513    // Nothing at all on a target with nothing that marks an address as one an indirect branch may
514    // arrive at, which is the same answer the stack protector gives on a target with nowhere to
515    // keep its word, and the driver refuses the command line over it before any of this runs.
516    let landing = flags.landing.then_some(machine.insts.landing).flatten();
517    split::pads(&mut func, machine.insts, landing, names);
518
519    // Before allocation, because an edge that carries values into a block arrived at more than
520    // one way, out of a block that leaves more than one way, has nowhere to put the moves those
521    // values turn into, and the allocator asserts rather than guessing.
522    split::critical(&mut func);
523
524    // Before allocation, because how far the address of a local gets is a question about values and
525    // a value is written once only until the allocator's rewrite has been through. What is done
526    // with the answer waits until afterwards, since the liveness it is read against is the
527    // allocator's. See [`crate::slots`].
528    //
529    // Only asked at all where the locals are allowed to share, since this is the whole of what says
530    // whether a local may. The spill slots are laid out either way and this says nothing about
531    // them.
532    let reach = flags
533        .reuse
534        .then(|| slots::reach(&func, &stack.addresses, stack.locals.len(), machine.insts, names));
535
536    // The instructions as they are now, for the locals the front end kept in values. The
537    // allocator's liveness is counted along this order and the rewrite is about to put spills,
538    // reloads and edge moves in among them, so the list has to be taken before it runs. Only in a
539    // function that named something, since a function that named nothing has no use for it. See
540    // [`crate::kept`].
541    let line = (!func.named.is_empty()).then(|| kept::before(&func));
542
543    let called = names.resolve(func.name).to_owned();
544    let allocation = rucc_regalloc::run(&mut func, &machine.env, &called, flags.verify);
545    recording.pressure.record(&called, Cost::of(&allocation));
546
547    // After allocation, because the largest area in most frames is the spill slots and nothing
548    // knows how many of those there are until the allocator has finished running out of registers,
549    // and because a spill slot cannot be shared with a local until it is known there is one.
550    let widths = frame::widths(&layout, &allocation);
551    let share = Slots::share(&func, reach.as_ref(), &allocation, &stack.locals, &widths);
552    let layout = Layout { share: Some(&share), ..layout };
553    let frame = Frame::of(&func, &allocation, &layout);
554    // The one thing a naked function cannot be given. Everything else the attribute asks for is
555    // something left out, and leaving something out always works; bytes are the one thing the body
556    // may want that only a prologue provides. A local, a spilled value and the arguments of a call
557    // are the three ways to want them, and the answer to all three is the same sentence.
558    if naked && frame.size() > 0 {
559        return Err(Unsupported::Naked { bytes: frame.size() });
560    }
561
562    // Here because this is where the two halves of the answer are both in hand: which local is
563    // which declaration came down from selection, and where a local is was settled a line ago.
564    // Nothing further on could work it out, since the frame is not carried past this function and
565    // an offset in a finished instruction says nothing about what the bytes it reaches are for.
566    //
567    // Whatever the command line said about debugging information, because the list is one entry
568    // per local the program named and a function has tens of those at most. Asking the flags would
569    // cost more to thread down here than the list costs to build.
570    func.locals = stack
571        .declared
572        .iter()
573        .filter_map(|&(local, decl)| Some((decl, frame.from_frame_base(local)?)))
574        .collect();
575
576    let scratch = machine.env.scratch(machine.conv.int_class);
577    let protect = guard.map(|guard| Protect {
578        guard,
579        branch: machine.branch,
580        scratch: [scratch[0], scratch[1]],
581    });
582    // A target with no instruction that touches a page without changing it does nothing about the
583    // flag, which is the same answer the protector gives on a target with nowhere to keep its word.
584    // Every target this crate has a back end for has one.
585    //
586    // Or where the platform reaches the pages of every frame whatever the command line said, which
587    // is Windows. The prologue there calls a routine rather than walking, but a frame that grows
588    // while it runs is walked in the body either way: the routine takes its size in a register the
589    // allocator hands out and destroys two more, which is answerable in a prologue and not in the
590    // middle of a function, and the walk needs nothing but the two registers already held back.
591    let probe = (flags.stack_clash || machine.conv.chkstk.is_some())
592        .then_some(machine.insts.probe.as_ref())
593        .flatten()
594        .map(|probe| Probing { probe, branch: machine.branch, scratch: [scratch[0], scratch[1]] });
595    let trace = machine.conv.trace.and_then(|trace| match profile {
596        Profile::No => None,
597        Profile::Early => Some(Tracing { name: trace.early, early: true }),
598        Profile::Late => Some(Tracing { name: trace.late, early: false }),
599    });
600    // And once more for the room a patcher was promised, which is a run of the shortest
601    // instruction that does nothing and so needs the target to have one. Nothing is written on a
602    // target that does not, rather than a run of something longer: the flag counts bytes, and a
603    // patcher writing over the room starts at its front and wants every byte in it to be a place
604    // it could have started at.
605    let pad = flags.patch.any().then_some(machine.insts.pad).flatten().map(|name| Padding {
606        name,
607        before: flags.patch.before,
608        after: flags.patch.after,
609    });
610    let convention = Convention {
611        protect,
612        probe,
613        landing,
614        trace,
615        pad,
616        ..Convention::new(machine.conv, machine.insts)
617    };
618    let moves = finish(&mut func, &allocation, &frame, &stack, convention, names);
619
620    // After the moves are written, because a spill and the reload of it are written by different
621    // decisions of the allocator and what stands between the two is settled by the function they
622    // both went into. Before the layout, because the layout is where the instruction sequence
623    // stops being something a pass may edit.
624    copies::clean(&mut func, &moves, machine.shapes, machine.insts, machine.conv, names);
625
626    // After the allocator's moves have been cleaned up, because a schedule chosen around a move
627    // that is about to be taken out is a schedule built around an instruction that is not in the
628    // output. Before the layout, because the layout is the freeze: it writes the jumps the block
629    // order needs and it puts a comparison and the branch that reads it together, and neither
630    // survives an instruction being moved in afterwards. That is section 38.6's placement, and the
631    // reason it is after allocation rather than before is in [`crate::schedule`].
632    if flags.schedule {
633        schedule::insts(
634            &mut func,
635            machine.timing,
636            machine.shapes,
637            machine.flags,
638            names,
639            flags.accurate.unwrap_or(machine.timing.accurate),
640            &fusable,
641        );
642    }
643
644    // Last, because everything before this finds the blocks a function returns from by looking
645    // for the ones that go nowhere, and after this a block that falls through goes nowhere too.
646    layout::blocks(&mut func, machine.branch, names, &fusable, flags.reorder);
647
648    // After the layout rather than before it, which is the whole of what makes it safe. What a
649    // comparison leaves for the instruction behind it to read is not a register and nothing may
650    // come between the two, and the layout is the other pass that writes such a pair. Running
651    // here means there is nothing left that could put an instruction in the middle of one.
652    compare::redundant(&mut func, machine.flags, machine.shapes, names);
653
654    // After that rather than before it, because a comparison it takes out is a write of the
655    // condition state that is gone with it, and this pass is asking which writes of that state are
656    // read. Running in front would see writes the output does not have and turn down rewrites that
657    // are allowed. Nothing here moves an instruction or changes a block, so being behind the
658    // layout's freeze costs it nothing.
659    shorten::shorter(&mut func, machine.short, machine.flags, machine.shapes, names, flags.goal);
660
661    // Last of all, because a stretch is named by the instructions at either end of it and every
662    // pass above is free to take an instruction out or move one. The frame is wanted here as well
663    // as above, since a value the allocator spilled is in the frame over its stretch rather than in
664    // a register, and it is the same distance from the call frame address the locals were given.
665    func.kept = match line {
666        Some(line) => kept::of(&func, &line, &allocation, &frame),
667        None => Vec::new(),
668    };
669    Ok(func)
670}
671
672#[cfg(test)]
673mod tests {
674    use rucc_ir::{Builder, Flags as IrFlags, Func, Opcode, Restrict, Signature, Type};
675    use rucc_target::x86_64::{REGS, SYSV, WIN64};
676
677    use super::*;
678
679    /// A function of two integers, and the block to fill.
680    fn blank(params: &[Type]) -> (Interner, Func, ir::Block, Vec<ir::Value>) {
681        let mut names = Interner::new();
682        let mut func = Func::new(names.intern("f"), Signature::new());
683        let block = func.create_block();
684        let values = params.iter().map(|&ty| func.append_param(block, ty)).collect();
685        (names, func, block, values)
686    }
687
688    #[test]
689    fn a_function_comes_out_with_no_virtual_register_left_in_it() {
690        let i32 = Type::int(32);
691        let (mut names, mut source, block, args) = blank(&[i32, i32]);
692        let mut build = Builder::new(&mut source, block);
693        let sum = build.binary(Opcode::Add, args[0], args[1], IrFlags::default());
694        build.ret(&[sum]);
695
696        let machine = Machine::x86_64(&SYSV);
697        let out =
698            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
699                .expect("every instruction has a rule");
700
701        // `int f(int a, int b) { return a + b; }` end to end. A leaf that spills nothing needs no
702        // frame at all, so there is no prologue to see. The one move left is the one the machine's
703        // addition needs, since the sum is written into the register the left operand was read
704        // from and the return wants it in `rax`.
705        assert_eq!(
706            mir::print_func(&out, &names, &REGS),
707            "mfunc @f {\n\
708             block0:\n    \
709             $rdi($rdi) = x64.arg_val_32\n    \
710             $rsi($rsi) = x64.arg_val_32\n    \
711             $rdi(reuse 1) = x64.add_rr_32 $rdi, $rsi\n    \
712             $rax = x64.mov_rr_64 $rdi\n    \
713             x64.ret_val_32 $rax($rax)\n    \
714             x64.ret\n\
715             }\n"
716        );
717    }
718
719    #[test]
720    fn a_declared_local_comes_out_saying_how_far_below_the_call_frame_address_it_is() {
721        let i32 = Type::int(32);
722        let (mut names, mut source, block, args) = blank(&[i32]);
723        let mut build = Builder::new(&mut source, block);
724        let info = rucc_ir::MemInfo {
725            size: 4,
726            align: 4,
727            order: rucc_ir::MemOrder::NotAtomic,
728            tbaa: None,
729            owns: 0,
730            restrict: Restrict::NONE,
731        };
732        let mem = build.func().add_mem(info);
733        let slot = build.value(
734            ir::InstData { extra: ir::Extra::Mem(mem), ..ir::InstData::new(Opcode::Alloca) },
735            Type::PTR,
736        );
737        build.func().declare_mem(mem, 5);
738        build.store(args[0], slot, info, IrFlags::default());
739        let loaded = build.load(i32, slot, info, IrFlags::default());
740        build.ret(&[loaded]);
741
742        let machine = Machine::x86_64(&SYSV);
743        let out =
744            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
745                .expect("every instruction has a rule");
746
747        // `int f(int a) { int x = a; return x; }` with the address of `x` taken, so it is four
748        // bytes in the frame. A leaf this small lives in the red zone, so the stack pointer never
749        // moves. What is below it is a whole word, since everything a frame holds is counted in
750        // words whether or not it fills one, and the call frame address is one more word above the
751        // stack pointer for the return address the call pushed.
752        assert_eq!(out.locals, vec![(5, -16)]);
753    }
754
755    #[test]
756    fn a_local_kept_in_a_value_comes_out_saying_which_register_holds_it_and_over_what() {
757        let i32 = Type::int(32);
758        let (mut names, mut source, block, args) = blank(&[i32]);
759        let mut build = Builder::new(&mut source, block);
760        let sum = build.binary(Opcode::Add, args[0], args[0], IrFlags::default());
761        build.func().declare_value(sum, 5);
762        build.ret(&[sum]);
763
764        let machine = Machine::x86_64(&SYSV);
765        let out =
766            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
767                .expect("every instruction has a rule");
768
769        // `int f(int a) { int x = a + a; return x; }` with nothing taking the address of `x`, so
770        // it never reaches the frame and the only answer about it is a register. The sum is
771        // written by the addition and read by the move that puts it where the return wants it, so
772        // the stretch is one instruction long and it is the move rather than the addition.
773        assert_eq!(out.kept.len(), 1, "one stretch: {:?}", out.kept);
774        assert_eq!(out.kept[0].decl, 5);
775        assert!(matches!(out.kept[0].at, mir::Where::Reg { .. }), "a register: {:?}", out.kept[0]);
776        assert!(out.locals.is_empty(), "nothing in the frame: {:?}", out.locals);
777    }
778
779    /// What `-Zlowering` is built out of, and the reason it is worth a test here rather than only
780    /// in `crate::lowering`: the group has to be the thing this pipeline runs. A lowering added to
781    /// a line of this function instead of to `Step::GROUP` would still work and would still be
782    /// untested, and the record coming back with one entry per member is what catches it.
783    #[test]
784    fn every_member_of_the_lowering_group_is_run_by_the_compilation_and_says_what_it_did() {
785        let i32 = Type::int(32);
786        let (mut names, mut source, block, args) = blank(&[i32]);
787        let mut build = Builder::new(&mut source, block);
788        let swapped = build.unary(Opcode::Bswap, args[0], i32);
789        build.ret(&[swapped]);
790
791        let mut lowerings = Lowerings::asked(true);
792        compile_recording(
793            &mut source,
794            &mut names,
795            &Machine::x86_64(&SYSV),
796            &Elsewhere::default(),
797            Flags::default(),
798            &mut Recording {
799                fired: &mut Fired::new(),
800                pressure: &mut Pressure::new(),
801                lowerings: &mut lowerings,
802            },
803        )
804        .expect("every instruction has a rule");
805
806        assert_eq!(lowerings.functions(), 1);
807        let listing = lowerings.listing();
808        assert!(listing.contains("lowering f\n"), "{listing}");
809        for step in lowering::Step::GROUP {
810            assert!(listing.contains(step.name()), "{} did not run: {listing}", step.name());
811        }
812        // The byte reversal went through the group rather than reaching the selector, which has no
813        // rule for one.
814        assert!(listing.contains("bytes"), "{listing}");
815        assert!(!listing.contains("left 1"), "something the group answers for survived: {listing}");
816    }
817
818    /// What `-Zrule-coverage` is built out of: the rules a compilation fired, recorded as it went.
819    /// The second function adds to the first rather than replacing it, which is what makes one of
820    /// these files the answer for a whole command line rather than for whichever function was last.
821    #[test]
822    fn which_rules_lowered_a_function_is_something_the_compilation_can_be_asked_for() {
823        let i32 = Type::int(32);
824        let (mut names, mut source, block, args) = blank(&[i32, i32]);
825        let mut build = Builder::new(&mut source, block);
826        let sum = build.binary(Opcode::Add, args[0], args[1], IrFlags::default());
827        build.ret(&[sum]);
828
829        let machine = Machine::x86_64(&SYSV);
830        let mut fired = Fired::new();
831        compile_recording(
832            &mut source,
833            &mut names,
834            &machine,
835            &Elsewhere::default(),
836            Flags::default(),
837            &mut Recording {
838                fired: &mut fired,
839                pressure: &mut Pressure::new(),
840                lowerings: &mut Lowerings::asked(true),
841            },
842        )
843        .expect("every instruction has a rule");
844        let one = fired.count();
845        assert!(one > 0, "an add and a return went through the table and nothing was recorded");
846
847        let listing = fired.listing(&crate::select::x86_64::TABLE);
848        assert_eq!(listing.lines().filter(|line| line.starts_with("fired ")).count(), one);
849        assert!(
850            listing.contains(&format!("{one} of ")),
851            "{}",
852            listing.lines().next().unwrap_or("")
853        );
854
855        // The same rules again plus the ones a subtraction needs, into the same record.
856        let (mut names, mut source, block, args) = blank(&[i32, i32]);
857        let mut build = Builder::new(&mut source, block);
858        let difference = build.binary(Opcode::Sub, args[0], args[1], IrFlags::default());
859        build.ret(&[difference]);
860        compile_recording(
861            &mut source,
862            &mut names,
863            &machine,
864            &Elsewhere::default(),
865            Flags::default(),
866            &mut Recording {
867                fired: &mut fired,
868                pressure: &mut Pressure::new(),
869                lowerings: &mut Lowerings::asked(true),
870            },
871        )
872        .expect("every instruction has a rule");
873        assert!(fired.count() > one, "a subtraction is not an addition");
874    }
875
876    #[test]
877    fn a_function_that_calls_takes_a_frame_and_gives_it_back() {
878        let i32 = Type::int(32);
879        let (mut names, mut source, block, args) = blank(&[i32]);
880        let sig = source.add_signature(Signature::new().with_params(&[i32]).with_returns(&[i32]));
881        let callee = names.intern("g");
882        let call = Builder::new(&mut source, block).call(callee, sig, &[args[0]]);
883        let got = source[call].first_result.expect("an integer comes back");
884        let mut build = Builder::new(&mut source, block);
885        let sum = build.binary(Opcode::Add, got, args[0], IrFlags::default());
886        build.ret(&[sum]);
887
888        let machine = Machine::x86_64(&SYSV);
889        let out =
890            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
891                .expect("every instruction has a rule");
892
893        // `int f(int a) { return g(a) + a; }`. Not a leaf, so the stack pointer moves and the
894        // register the value that outlives the call went to is one the prologue saves.
895        let text = mir::print_func(&out, &names, &REGS);
896        assert!(text.contains("x64.push_64 $rbx"), "{text}");
897        assert!(text.contains("$rbx = x64.pop_64"), "{text}");
898        assert!(text.contains("x64.call $rdi($rdi), @g"), "{text}");
899        assert!(!text.contains('%'), "{text}");
900    }
901
902    #[test]
903    fn the_other_convention_is_the_same_function_somewhere_else() {
904        let i32 = Type::int(32);
905        let (mut names, mut source, block, args) = blank(&[i32, i32]);
906        let mut build = Builder::new(&mut source, block);
907        let sum = build.binary(Opcode::Add, args[0], args[1], IrFlags::default());
908        build.ret(&[sum]);
909
910        let machine = Machine::x86_64(&WIN64);
911        let out =
912            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
913                .expect("every instruction has a rule");
914
915        // The arguments arrive in `rcx` and `rdx` here rather than in `rdi` and `rsi`, which is
916        // the whole of what changed, and it changed because the convention was asked.
917        let text = mir::print_func(&out, &names, &REGS);
918        assert!(text.contains("$rcx($rcx) = x64.arg_val_32"), "{text}");
919        assert!(text.contains("$rdx($rdx) = x64.arg_val_32"), "{text}");
920        assert!(!text.contains("$rdi"), "{text}");
921    }
922
923    #[test]
924    fn a_function_with_a_branch_in_it_goes_through_every_pass() {
925        let i32 = Type::int(32);
926        let (mut names, mut source, entry, args) = blank(&[i32, i32]);
927        let then = source.create_block();
928        let join = source.create_block();
929        let got = source.append_param(join, i32);
930        let mut build = Builder::new(&mut source, entry);
931        let cond = build.icmp(rucc_ir::IntPred::Slt, args[0], args[1]);
932        build.br_if(cond, then, &[], join, &[args[1]]);
933        Builder::new(&mut source, then).jump(join, &[args[0]]);
934        Builder::new(&mut source, join).ret(&[got]);
935
936        let machine = Machine::x86_64(&SYSV);
937        let out =
938            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
939                .expect("every instruction has a rule");
940
941        // The else arm is a critical edge carrying a value, so a block that nothing lowered is in
942        // there, which is the pass between lowering and allocation doing its job. Without it the
943        // allocator would have asserted rather than compiled this.
944        assert_eq!(out.block_count(), 4);
945
946        // `int f(int a, int b) { return a < b ? a : b; }` end to end, and the last pass is what
947        // this pins. The branch became a test and one jump, and it is the jump taken when the
948        // condition failed, because the arm the condition is true for is the block laid out next
949        // and a block falls into the block laid out next. The other arm is the empty block the
950        // edge splitting left, which is where the move the edge carries ended up, and it falls
951        // into the join as well. What is left is one jump in the whole function. Both arms write
952        // the join's parameter straight into `rax`, because the return at the bottom insists on
953        // that register and the moves the edges carry are free to name it.
954        let text = mir::print_func(&out, &names, &REGS);
955        assert_eq!(
956            text,
957            "mfunc @f {\n\
958             block0:\n    \
959             $rdi($rdi) = x64.arg_val_32\n    \
960             $rsi($rsi) = x64.arg_val_32\n    \
961             x64.cmp_rr_32 $rdi, $rsi\n    \
962             x64.jcc_ge block2, block1\n\
963             \nblock1:\n    \
964             $rax = x64.mov_rr_64 $rdi\n    \
965             x64.jmp block3\n\
966             \nblock2:\n    \
967             $rax = x64.mov_rr_64 $rsi, block3\n\
968             \nblock3:\n    \
969             x64.ret_val_32 $rax($rax)\n    \
970             x64.ret\n\
971             }\n"
972        );
973    }
974
975    /// A loop that swaps its two values round every time it goes, which is `gcd`, and which is
976    /// the smallest program that caught two ways of losing a value. Both were found by running
977    /// what came out rather than by reading it, and both are pinned here rather than only where
978    /// they were fixed, because what is wrong with either of them is only visible in the whole
979    /// function.
980    #[test]
981    fn a_loop_that_carries_its_values_round_keeps_all_of_them() {
982        let i32 = Type::int(32);
983        let (mut names, mut source, entry, args) = blank(&[i32, i32]);
984        let head = source.create_block();
985        let body = source.create_block();
986        let exit = source.create_block();
987        let left = source.append_param(head, i32);
988        let right = source.append_param(head, i32);
989        Builder::new(&mut source, entry).jump(head, &[args[0], args[1]]);
990        let mut build = Builder::new(&mut source, head);
991        let zero = build.iconst(i32, 0);
992        let more = build.icmp(rucc_ir::IntPred::Ne, right, zero);
993        build.br_if(more, body, &[], exit, &[left]);
994        let mut build = Builder::new(&mut source, body);
995        let rest = build.binary(Opcode::SRem, left, right, IrFlags::default());
996        build.jump(head, &[right, rest]);
997        let result = source.append_param(exit, i32);
998        Builder::new(&mut source, exit).ret(&[result]);
999
1000        let machine = Machine::x86_64(&SYSV);
1001        let out =
1002            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1003                .expect("every instruction has a rule");
1004
1005        // `int gcd(int a, int b) { while (b) { int t = a % b; a = b; b = t; } return a; }`. Two
1006        // things in here were wrong and each of them returned three from a program that gcc
1007        // returns forty two from.
1008        //
1009        // The first is in the entry block. The move the edge into the loop asks for writes `rsi`,
1010        // and the second argument has to be taken out of `rsi` before it does. An edit at the end
1011        // of a block used to go in front of the last instruction, on the reasoning that the last
1012        // instruction is the branch, and the block's jump is not an instruction until the layout
1013        // has run, so it went in front of the `arg_val` whose own move had not been made yet.
1014        //
1015        // The second is in the loop body. A division writes both a quotient and a remainder, and
1016        // only the remainder is wanted here, so the quotient is a value nothing reads. It used to
1017        // be given the same register as the remainder, because a value written early was live at
1018        // one point and that point was in front of where the remainder was written. The copy that
1019        // takes the quotient nowhere then landed on top of the remainder. The remainder is written
1020        // early as well now, which is a separate thing the target has to say and is why both
1021        // answers read `early` here: `rdx` is filled by the sign extension before the division
1022        // reads its divisor, so nothing else may be sitting in it at that point either.
1023        //
1024        // What asks whether the second argument is zero reads as a test rather than a comparison
1025        // because `crate::shorten` runs last and writes the shorter of the two, which asks the
1026        // machine the same thing and leaves the same condition state for the jump behind it.
1027        assert_eq!(
1028            mir::print_func(&out, &names, &REGS),
1029            "mfunc @f {\n\
1030             block0:\n    \
1031             $rdi($rdi) = x64.arg_val_32\n    \
1032             $rsi($rsi) = x64.arg_val_32\n    \
1033             $rcx = x64.mov_rr_64 $rdi, block1\n\
1034             \nblock1:\n    \
1035             x64.test_rr_32 $rsi\n    \
1036             x64.jcc_e block3, block2\n\
1037             \nblock2:\n    \
1038             $rax = x64.mov_rr_64 $rcx\n    \
1039             early $rdx($rdx), early $rax($rax) = x64.idiv_rem_32 $rax($rax), $rsi\n    \
1040             $rdi = x64.mov_rr_64 $rax\n    \
1041             $rcx = x64.mov_rr_64 $rsi\n    \
1042             $rsi = x64.mov_rr_64 $rdx\n    \
1043             x64.jmp block1\n\
1044             \nblock3:\n    \
1045             $rax = x64.mov_rr_64 $rcx\n    \
1046             x64.ret_val_32 $rax($rax)\n    \
1047             x64.ret\n\
1048             }\n"
1049        );
1050    }
1051
1052    /// `spec/10-backend.md` section 10.1 says `--emit=mir-final` round-trips, and a function with
1053    /// a branch in it is the one where that is worth checking: after the layout has run, where a
1054    /// jump goes is nowhere in the instruction, so the text has to carry it on the block and the
1055    /// parser has to put it back on the block it came off.
1056    #[test]
1057    fn a_function_that_has_been_laid_out_reads_back_as_the_same_function() {
1058        let i32 = Type::int(32);
1059        let (mut names, mut source, entry, args) = blank(&[i32, i32]);
1060        let then = source.create_block();
1061        let join = source.create_block();
1062        let got = source.append_param(join, i32);
1063        let mut build = Builder::new(&mut source, entry);
1064        let cond = build.icmp(rucc_ir::IntPred::Slt, args[0], args[1]);
1065        build.br_if(cond, then, &[], join, &[args[1]]);
1066        Builder::new(&mut source, then).jump(join, &[args[0]]);
1067        Builder::new(&mut source, join).ret(&[got]);
1068
1069        let machine = Machine::x86_64(&SYSV);
1070        let out =
1071            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1072                .expect("every instruction has a rule");
1073
1074        let text = mir::print_func(&out, &names, &REGS);
1075        let read = rucc_mir::parse(&text, &mut names, &REGS).expect("what the printer wrote");
1076        assert_eq!(mir::print(&read, &names, &REGS), text);
1077    }
1078
1079    #[test]
1080    fn a_function_this_cannot_lower_is_reported_rather_than_compiled() {
1081        let f80 = Type::float(rucc_ir::Float::F80);
1082        let (mut names, mut source, block, args) = blank(&[f80, Type::int(64)]);
1083        Builder::new(&mut source, block).ret(&args);
1084
1085        // One of these comes back on the x87 stack and a pair comes back in a pair of registers,
1086        // and there is no pair with that stack in it. So this is refused rather than lowered, and
1087        // it is the convention that refuses it rather than anything about the instructions.
1088        let machine = Machine::x86_64(&SYSV);
1089        let failed =
1090            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1091                .expect_err("a long double cannot come back beside another value");
1092        assert_eq!(failed.to_string(), "what this function gives back is on the x87 stack");
1093    }
1094
1095    /// A `long double` in and a `long double` out, which is the whole of what the convention says
1096    /// about the type and is two different answers rather than one.
1097    ///
1098    /// It arrives in the caller's argument area, so what the parameter is is the address of the
1099    /// bytes and the function reads them where they are. It goes back on the x87 stack, so the
1100    /// return is an `fld` and nothing else, and the value is still on that stack when the function
1101    /// returns, which is the one time anything here leaves it that way.
1102    ///
1103    /// The addresses are gone from the instruction listing, which is [`crate::fold`]: an argument's
1104    /// address is a `lea` off the stack pointer and the `fld` that reads it has room for that
1105    /// address itself, so the offset the frame layout works out is written into the `fld`.
1106    #[test]
1107    fn a_long_double_arrives_in_memory_and_goes_back_on_the_x87_stack() {
1108        let f80 = Type::float(rucc_ir::Float::F80);
1109        let (mut names, mut source, block, args) = blank(&[f80, f80]);
1110        let mut build = Builder::new(&mut source, block);
1111        let sum = build.binary(Opcode::FAdd, args[0], args[1], IrFlags::default());
1112        build.ret(&[sum]);
1113
1114        let machine = Machine::x86_64(&SYSV);
1115        let out =
1116            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1117                .expect("every instruction has a rule");
1118
1119        let text = mir::print_func(&out, &names, &REGS);
1120        // The two parameters, sixteen bytes apart, read out of the caller's frame rather than out
1121        // of a register, and the answer left on the stack by the last instruction in the function.
1122        assert!(text.contains("x64.fld_t [$rsp + 32]"), "{text}");
1123        assert!(text.contains("x64.fld_t [$rsp + 48]"), "{text}");
1124        assert!(!text.contains("x64.lea_64"), "an address every reader took is gone: {text}");
1125        assert!(!text.contains("x64.ret_val"), "nothing comes back in a register: {text}");
1126        // What comes after the `fld` is the epilogue, which gives the frame back and touches
1127        // nothing in the unit, so the value is where the caller looks for it when the `ret` runs.
1128        let end: Vec<&str> = text.lines().rev().skip(1).take(3).map(str::trim).collect();
1129        assert_eq!(end, ["x64.ret", "$rsp = x64.add_ri_64 $rsp, 24", "x64.fld_t [$rsp]"], "{text}");
1130    }
1131
1132    /// The whole of the second register class, end to end: two floats arrive in vector registers,
1133    /// the arithmetic happens in one, and the answer goes back in the register the convention
1134    /// names. Nothing here touches the general purpose file, which is the point.
1135    #[test]
1136    fn a_float_is_added_in_the_register_file_it_arrives_in() {
1137        let f32 = Type::float(rucc_ir::Float::F32);
1138        let (mut names, mut source, block, args) = blank(&[f32, f32]);
1139        let mut build = Builder::new(&mut source, block);
1140        let sum = build.binary(Opcode::FAdd, args[0], args[1], ir::Flags::default());
1141        build.ret(&[sum]);
1142
1143        let machine = Machine::x86_64(&SYSV);
1144        let out =
1145            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1146                .expect("every instruction has a rule");
1147
1148        let text = mir::print_func(&out, &names, &REGS);
1149        assert!(text.contains("x64.addss_rr"), "{text}");
1150        assert!(text.contains("$xmm0"), "{text}");
1151        assert!(!text.contains("$rax"), "{text}");
1152    }
1153
1154    /// A float moved between a register and memory, which is the instruction that decides which
1155    /// file the value is in and is a different one from the `mov` that moves the same four bytes.
1156    #[test]
1157    fn a_float_read_from_memory_and_written_back_uses_the_scalar_moves() {
1158        let f64 = Type::float(rucc_ir::Float::F64);
1159        let (mut names, mut source, block, args) = blank(&[Type::PTR, f64]);
1160        let mut build = Builder::new(&mut source, block);
1161        let info = rucc_ir::MemInfo {
1162            size: 8,
1163            align: 8,
1164            order: rucc_ir::MemOrder::NotAtomic,
1165            tbaa: None,
1166            owns: 0,
1167            restrict: Restrict::NONE,
1168        };
1169        let read = build.load(f64, args[0], info, ir::Flags::default());
1170        let sum = build.binary(Opcode::FAdd, read, args[1], ir::Flags::default());
1171        build.store(sum, args[0], info, ir::Flags::default());
1172        build.ret(&[sum]);
1173
1174        let machine = Machine::x86_64(&SYSV);
1175        let out =
1176            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1177                .expect("every instruction has a rule");
1178
1179        let text = mir::print_func(&out, &names, &REGS);
1180        assert!(text.contains("x64.movsd_rm"), "{text}");
1181        assert!(text.contains("x64.movsd_mr"), "{text}");
1182        // Not the aligned whole register move, which is what a spill uses and is the one
1183        // instruction here that would read and write more than the program asked for.
1184        assert!(!text.contains("x64.movaps_rm"), "{text}");
1185        assert!(!text.contains("x64.movaps_mr"), "{text}");
1186    }
1187
1188    /// The same journey at the format the machine only moves, which is the whole of what it can do
1189    /// with one: in from memory, back out to memory, in and out of a register, and back to the
1190    /// caller.
1191    ///
1192    /// No arithmetic, because there is no instruction for any and every one of them is a call to
1193    /// the runtime. What this says is that the value gets where a call would need it to be.
1194    #[test]
1195    fn a_quad_float_read_from_memory_and_written_back_uses_the_whole_register_move() {
1196        let quad = Type::float(rucc_ir::Float::F128);
1197        let (mut names, mut source, block, args) = blank(&[Type::PTR, quad]);
1198        let mut build = Builder::new(&mut source, block);
1199        let info = rucc_ir::MemInfo {
1200            size: 16,
1201            align: 16,
1202            order: rucc_ir::MemOrder::NotAtomic,
1203            tbaa: None,
1204            owns: 0,
1205            restrict: Restrict::NONE,
1206        };
1207        let read = build.load(quad, args[0], info, ir::Flags::default());
1208        build.store(args[1], args[0], info, ir::Flags::default());
1209        build.ret(&[read]);
1210
1211        let machine = Machine::x86_64(&SYSV);
1212        let out =
1213            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1214                .expect("every instruction has a rule");
1215
1216        let text = mir::print_func(&out, &names, &REGS);
1217        assert!(text.contains("x64.movaps_rm"), "{text}");
1218        assert!(text.contains("x64.movaps_mr"), "{text}");
1219        assert!(text.contains("x64.arg_val_f128"), "{text}");
1220        assert!(text.contains("x64.ret_val_f128"), "{text}");
1221        // In the vector file and not the general purpose one, which is where the two eightbytes
1222        // of this value would have gone if it had been classified as a pair of integers.
1223        assert!(text.contains("$xmm0"), "{text}");
1224        assert!(!text.contains("gpr($rax)"), "{text}");
1225    }
1226
1227    /// Both conversions between an unsigned word and a `long double`, all the way to instructions.
1228    ///
1229    /// What the rewrite writes and what the x87 group in [`crate::lower`] has are two lists put
1230    /// together in two different files, and this is where they meet. The rewrite is free to write
1231    /// any instruction it likes at any width, and at this width almost none of them can be
1232    /// lowered, so a correction written the way the narrower ones are written would pass its own
1233    /// tests next door and fail here.
1234    #[test]
1235    fn an_unsigned_word_and_a_long_double_convert_into_each_other() {
1236        let f80 = Type::float(rucc_ir::Float::F80);
1237        let (mut names, mut source, block, args) = blank(&[Type::PTR, Type::int(64)]);
1238        let mut build = Builder::new(&mut source, block);
1239        let info = rucc_ir::MemInfo {
1240            size: 16,
1241            align: 16,
1242            order: rucc_ir::MemOrder::NotAtomic,
1243            tbaa: None,
1244            owns: 0,
1245            restrict: Restrict::NONE,
1246        };
1247        let wide = build.unary(Opcode::UIToFP, args[1], f80);
1248        build.store(wide, args[0], info, ir::Flags::default());
1249        let read = build.load(f80, args[0], info, ir::Flags::default());
1250        let back = build.unary(Opcode::FPToUI, read, Type::int(64));
1251        build.ret(&[back]);
1252
1253        let machine = Machine::x86_64(&SYSV);
1254        let out =
1255            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1256                .expect("every instruction has a rule");
1257
1258        let text = mir::print_func(&out, &names, &REGS);
1259        // The signed conversions in both directions, the constants that correct them, and the
1260        // multiply that takes a correction or leaves it. Nothing here reaches a wide register.
1261        assert!(text.contains("x64.fild_ll"), "the integer goes in as a signed one: {text}");
1262        assert!(text.contains("x64.fistp_ll"), "and comes back out as one: {text}");
1263        assert!(text.contains("x64.fmul_p"), "the correction is taken or not: {text}");
1264        assert!(text.contains("x64.fadd_p"), "and applied one way: {text}");
1265        assert!(text.contains("x64.fsubr_p"), "and the other: {text}");
1266        assert!(!text.contains("xmm"), "no part of this is in a vector register: {text}");
1267    }
1268
1269    /// A value carried from one register file to the other, which is what a conversion is. The
1270    /// instruction reads one file and writes the other, and the allocator has to know that: a
1271    /// conversion whose operands were both said to be in one file would put the answer in a
1272    /// register the next instruction cannot reach.
1273    #[test]
1274    fn a_conversion_carries_the_value_into_the_other_register_file() {
1275        let f64 = Type::float(rucc_ir::Float::F64);
1276        let (mut names, mut source, block, args) = blank(&[f64]);
1277        let mut build = Builder::new(&mut source, block);
1278        let whole = build.unary(Opcode::FPToSI, args[0], Type::int(32));
1279        let back = build.unary(Opcode::SIToFP, whole, f64);
1280        build.ret(&[back]);
1281
1282        let machine = Machine::x86_64(&SYSV);
1283        let out =
1284            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1285                .expect("every instruction has a rule");
1286
1287        // The conversion that cuts towards zero rather than the one that rounds, which is what C
1288        // means by the cast, and the argument and the answer in the register the convention names.
1289        let text = mir::print_func(&out, &names, &REGS);
1290        assert!(text.contains("x64.cvttsd2si_32"), "{text}");
1291        assert!(text.contains("x64.cvtsi2sd_32"), "{text}");
1292        assert!(text.contains("$xmm0"), "{text}");
1293    }
1294
1295    /// The other way of putting a float and a number together, which keeps every bit rather than
1296    /// the value and is what a program reading the bits of a `double` asks for.
1297    #[test]
1298    fn a_bitcast_between_the_files_is_the_move_that_changes_no_bit() {
1299        let f64 = Type::float(rucc_ir::Float::F64);
1300        let (mut names, mut source, block, args) = blank(&[f64]);
1301        let mut build = Builder::new(&mut source, block);
1302        let bits = build.unary(Opcode::Bitcast, args[0], Type::int(64));
1303        build.ret(&[bits]);
1304
1305        let machine = Machine::x86_64(&SYSV);
1306        let out =
1307            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1308                .expect("every instruction has a rule");
1309
1310        let text = mir::print_func(&out, &names, &REGS);
1311        assert!(text.contains("x64.movq_from_xmm"), "{text}");
1312        assert!(!text.contains("cvt"), "{text}");
1313    }
1314
1315    /// A comparison whose answer the machine has a condition for, which is most of them.
1316    #[test]
1317    fn a_float_comparison_is_the_compare_and_the_byte_a_condition_sets() {
1318        let f64 = Type::float(rucc_ir::Float::F64);
1319        let (mut names, mut source, block, args) = blank(&[f64, f64]);
1320        let mut build = Builder::new(&mut source, block);
1321        let less = build.fcmp(rucc_ir::FloatPred::Olt, args[0], args[1], ir::Flags::default());
1322        let wide = build.unary(Opcode::ZExt, less, Type::int(32));
1323        build.ret(&[wide]);
1324
1325        let machine = Machine::x86_64(&SYSV);
1326        let out =
1327            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1328                .expect("every instruction has a rule");
1329
1330        // Less than is greater than with the operands the other way round, and the machine has no
1331        // condition for the first, so the rule that fires is the one that swaps them.
1332        let text = mir::print_func(&out, &names, &REGS);
1333        assert!(text.contains("x64.ucomisd_set_a"), "{text}");
1334    }
1335
1336    /// The two comparisons that are not one condition. An ordered equality is the flag that means
1337    /// equal or unordered and the flag that says it was ordered, so the instruction writes a
1338    /// second byte and reads it back, and what this is about is that the second byte gets a
1339    /// register of its own rather than the one the answer is in.
1340    #[test]
1341    fn an_equality_between_floats_gets_a_register_for_the_byte_it_needs_twice() {
1342        let f64 = Type::float(rucc_ir::Float::F64);
1343        let (mut names, mut source, block, args) = blank(&[f64, f64]);
1344        let mut build = Builder::new(&mut source, block);
1345        let same = build.fcmp(rucc_ir::FloatPred::Oeq, args[0], args[1], ir::Flags::default());
1346        let wide = build.unary(Opcode::ZExt, same, Type::int(32));
1347        build.ret(&[wide]);
1348
1349        let machine = Machine::x86_64(&SYSV);
1350        let out =
1351            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1352                .expect("every instruction has a rule");
1353
1354        let text = mir::print_func(&out, &names, &REGS);
1355        let line = text
1356            .lines()
1357            .find(|line| line.contains("x64.ucomisd_set_e_and_np"))
1358            .expect("the rule for an ordered equality fired");
1359        let written: Vec<&str> = line
1360            .split_once('=')
1361            .expect("the instruction writes something")
1362            .0
1363            .split(',')
1364            .map(str::trim)
1365            .collect();
1366        assert_eq!(written.len(), 2, "{line}");
1367        assert_ne!(written[0], written[1], "{line}");
1368    }
1369
1370    /// A float literal, which is the last float thing a C program writes that had no lowering.
1371    /// The rewrite that puts it in reach is in `expand`, and what this is about is that the two
1372    /// halves meet: the constant is spelled in a general purpose register and moved across.
1373    #[test]
1374    fn a_float_constant_is_the_bits_in_a_register_and_the_move_that_carries_them_over() {
1375        let f64 = Type::float(rucc_ir::Float::F64);
1376        let (mut names, mut source, block, _) = blank(&[]);
1377        let mut build = Builder::new(&mut source, block);
1378        let half = build.fconst(f64, 0x3fe0_0000_0000_0000);
1379        build.ret(&[half]);
1380
1381        let machine = Machine::x86_64(&SYSV);
1382        let out =
1383            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1384                .expect("every instruction has a rule");
1385
1386        let text = mir::print_func(&out, &names, &REGS);
1387        assert!(text.contains("x64.mov_ri_64"), "{text}");
1388        assert!(text.contains("x64.movq_to_xmm"), "{text}");
1389    }
1390
1391    /// A negation, which is the sign bit flipped and nothing else touched, so what the machine
1392    /// does is an exclusive or in a general purpose register rather than any float instruction.
1393    #[test]
1394    fn a_negation_is_the_sign_bit_flipped_and_no_float_instruction_at_all() {
1395        let f64 = Type::float(rucc_ir::Float::F64);
1396        let (mut names, mut source, block, args) = blank(&[f64]);
1397        let mut build = Builder::new(&mut source, block);
1398        let less = build.unary(Opcode::FNeg, args[0], f64);
1399        build.ret(&[less]);
1400
1401        let machine = Machine::x86_64(&SYSV);
1402        let out =
1403            compile(&mut source, &mut names, &machine, &Elsewhere::default(), Flags::default())
1404                .expect("every instruction has a rule");
1405
1406        let text = mir::print_func(&out, &names, &REGS);
1407        assert!(text.contains("x64.xor_rr_64"), "{text}");
1408        assert!(!text.contains("sub"), "a negation is not a subtraction: {text}");
1409    }
1410
1411    #[test]
1412    fn the_flags_reach_the_frame() {
1413        let i32 = Type::int(32);
1414        let (mut names, mut source, block, args) = blank(&[i32]);
1415        Builder::new(&mut source, block).ret(&[args[0]]);
1416
1417        let machine = Machine::x86_64(&SYSV);
1418        let flags = Flags { frame_pointer: true, profile: Profile::No, ..Flags::default() };
1419        let out = compile(&mut source, &mut names, &machine, &Elsewhere::default(), flags)
1420            .expect("every instruction has a rule");
1421
1422        // A function that keeps a frame pointer keeps it whether it needed one or not, which is
1423        // what `-fno-omit-frame-pointer` is for and is the only thing this test is about.
1424        let text = mir::print_func(&out, &names, &REGS);
1425        assert!(text.contains("x64.push_64 $rbp"), "{text}");
1426        assert!(text.contains("$rbp = x64.mov_rr_64 $rsp"), "{text}");
1427    }
1428
1429    #[test]
1430    fn a_target_says_which_machine_it_is_and_which_convention_it_uses() {
1431        let triple = |text: &str| text.parse::<rucc_target::Triple>().expect("a triple");
1432        let info = TargetInfo::new(triple("x86_64-unknown-linux-gnu"));
1433        let machine = Machine::for_target(&info).expect("x86-64 is the target this crate covers");
1434        assert!(std::ptr::eq(machine.conv, &SYSV));
1435
1436        let info = TargetInfo::new(triple("x86_64-pc-windows-msvc"));
1437        let machine = Machine::for_target(&info).expect("x86-64 is the target this crate covers");
1438        assert!(std::ptr::eq(machine.conv, &WIN64));
1439
1440        // Not a target this crate has a backend for, and saying so is the whole point: a caller
1441        // that got a machine here would compile x86-64 instructions for an AArch64 program.
1442        let info = TargetInfo::new(triple("aarch64-unknown-linux-gnu"));
1443        assert!(Machine::for_target(&info).is_none());
1444    }
1445}