rstsr-core 0.7.3

An n-Dimension Rust Tensor Toolkit
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

use crate::prelude_dev::*;

impl<TC, DC, DA, TA> OpAssignArbitaryAPI<TC, DC, DA, TA> for DeviceCpuSerial
where
    TC: Clone,
    TA: Clone + DTypeCastAPI<TC>,
    DC: DimAPI,
    DA: DimAPI,
{
    fn assign_arbitary(&self, c: &mut Vec<TC>, lc: &Layout<DC>, a: &Vec<TA>, la: &Layout<DA>) -> Result<()> {
        let default_order = self.default_order();
        return assign_arbitary_promote_cpu_serial(c, lc, a, la, default_order);
    }

    fn assign_arbitary_uninit(
        &self,
        c: &mut Vec<MaybeUninit<TC>>,
        lc: &Layout<DC>,
        a: &Vec<TA>,
        la: &Layout<DA>,
    ) -> Result<()> {
        let default_order = self.default_order();
        return assign_arbitary_uninit_promote_cpu_serial(c, lc, a, la, default_order);
    }
}

impl<TC, D, TA> OpAssignAPI<TC, D, TA> for DeviceCpuSerial
where
    TC: Clone,
    TA: Clone + DTypeCastAPI<TC>,
    D: DimAPI,
{
    fn assign(&self, c: &mut Vec<TC>, lc: &Layout<D>, a: &Vec<TA>, la: &Layout<D>) -> Result<()> {
        return assign_promote_cpu_serial(c, lc, a, la);
    }

    fn assign_uninit(&self, c: &mut Vec<MaybeUninit<TC>>, lc: &Layout<D>, a: &Vec<TA>, la: &Layout<D>) -> Result<()> {
        return assign_uninit_promote_cpu_serial(c, lc, a, la);
    }

    fn fill(&self, c: &mut Vec<TC>, lc: &Layout<D>, fill: TA) -> Result<()> {
        return fill_promote_cpu_serial(c, lc, fill);
    }
}