rscrypto 0.1.1

Pure Rust cryptography, hardware-accelerated: BLAKE3, SHA-2/3, AES-GCM, ChaCha20-Poly1305, Ed25519, X25519, HMAC, HKDF, Argon2, CRC. no_std, WASM, ten CPU architectures.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74

//! Software prefetch helpers for hash algorithm kernels.
//!
//! Provides platform-specific `prefetch_read_l1` for optimal memory access
//! patterns in multi-chunk hash computation (e.g., Blake3 NEON hot loops).
//!
//! Prefetch instructions are CPU hints — invalid addresses are silently ignored.

// SAFETY: This module provides low-level prefetch intrinsics that require unsafe.
// Prefetch instructions are hints to the CPU and cannot cause memory unsafety;
// invalid addresses are silently ignored.
#![allow(unsafe_code)]

/// Prefetch data for read into L1 cache (PLDL1KEEP).
///
/// Uses the ARM PRFM instruction with PLDL1KEEP hint.
///
/// # Safety
///
/// The pointer does not need to be valid or aligned. Prefetch is a hint;
/// invalid addresses are silently ignored by the CPU.
#[cfg(target_arch = "aarch64")]
#[inline(always)]
pub(crate) unsafe fn prefetch_read_l1(ptr: *const u8) {
  // SAFETY: Inline assembly for PRFM prefetch hint. Prefetch instructions
  // are CPU hints that cannot cause memory unsafety; invalid addresses
  // are silently ignored by the hardware.
  unsafe {
    core::arch::asm!(
      "prfm pldl1keep, [{ptr}]",
      ptr = in(reg) ptr,
      options(nostack, preserves_flags)
    );
  }
}

// ─────────────────────────────────────────────────────────────────────────────
// Tests
// ─────────────────────────────────────────────────────────────────────────────

#[cfg(all(test, target_arch = "aarch64"))]
mod tests {
  use super::*;

  #[test]
  #[cfg_attr(miri, ignore)] // Miri does not support inline assembly (aarch64 PRFM)
  fn prefetch_does_not_crash_on_null() {
    // SAFETY: prefetch is a CPU hint — any pointer value is safe.
    unsafe {
      prefetch_read_l1(core::ptr::null());
    }
  }

  #[test]
  #[cfg_attr(miri, ignore)] // Miri does not support inline assembly (aarch64 PRFM)
  fn prefetch_does_not_crash_on_unaligned() {
    let data = [0u8; 256];
    // SAFETY: prefetch is a CPU hint — any pointer value is safe.
    unsafe {
      prefetch_read_l1(data.as_ptr().add(1));
      prefetch_read_l1(data.as_ptr().add(7));
      prefetch_read_l1(data.as_ptr().add(63));
    }
  }

  #[test]
  #[cfg_attr(miri, ignore)] // Miri does not support inline assembly (aarch64 PRFM)
  fn prefetch_does_not_crash_on_out_of_bounds() {
    let data = [0u8; 64];
    // SAFETY: prefetch is a CPU hint — invalid addresses are silently ignored.
    unsafe {
      prefetch_read_l1(data.as_ptr().wrapping_add(8192));
    }
  }
}