rlx-fpga 0.2.0

FPGA backend for RLX — per-graph datapath synthesis. IR → Verilog → bitstream.
Documentation