riscv-aia 0.0.0

Low level access to the RISC-V Advanced Interrupt Architecture (AIA)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70

//! RISC-V AIA CSRs.

// -- `Smaia` CSRs --

// Machine-level window to indirectly accessed registers.
pub mod mireg;
pub mod miselect;

// Machine-level interrupts.
pub mod mie;
pub mod mip;
pub mod mtopei;
pub mod mtopi;

// Delegated and virtual interrupts for supervisor level.
pub mod mideleg;
pub mod mvien;
pub mod mvip;

// Machine-level high-half CSRs, RV32 only.
pub mod midelegh;
pub mod mieh;
pub mod miph;
pub mod mvieh;
pub mod mviph;

// -- `Ssaia` CSRs --

// Supervisor-level window to indirectly accessed registers
pub mod sireg;
pub mod siselect;

// Supervisor-level interrupts
pub mod sie;
pub mod sip;
pub mod stopei;
pub mod stopi;

// Supervisor-level high-half CSRs, RV32 only.
pub mod sieh;
pub mod siph;

// -- Hypervisor and VS CSRs --

// Delegated and virtual interrupts, interrupt priorities, for VS-level
pub mod hideleg;
pub mod hvictl;
pub mod hvien;
pub mod hvip;
pub mod hviprio1;
pub mod hviprio2;

// VS-level window to indirectly accessed registers
pub mod vsireg;
pub mod vsiselect;

// VS-level interrupts
pub mod vsie;
pub mod vsip;
pub mod vstopei;
pub mod vstopi;

// Hypervisor and VS-level high-half CSRs, RV32 only.
pub mod hidelegh;
pub mod hvienh;
pub mod hviph;
pub mod hviprio1h;
pub mod hviprio2h;
pub mod vsieh;
pub mod vsiph;