register 1.0.0

Common interface for MMIO and CPU registers
Documentation 
1
2
3
4
5

{
  "git": {
    "sha1": "65d8dc440d1d82ef82f53bf1d38b2d632aeb4cfb"
  }
}