region_cached 0.0.1

Add a layer of cache between L3 and main memory
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

use many_cpus::{HardwareInfo, MemoryRegionId};

#[cfg_attr(test, mockall::automock)]
pub(crate) trait HardwareInfoClient {
    fn max_memory_region_id(&self) -> MemoryRegionId;
}

#[derive(Debug)]
pub(crate) struct HardwareInfoClientImpl;

impl HardwareInfoClient for HardwareInfoClientImpl {
    fn max_memory_region_id(&self) -> MemoryRegionId {
        HardwareInfo::current().max_memory_region_id()
    }
}

#[derive(Debug)]
pub(crate) enum HardwareInfoClientFacade {
    Real(&'static HardwareInfoClientImpl),

    #[cfg(test)]
    Mock(MockHardwareInfoClient),
}

impl HardwareInfoClientFacade {
    pub(crate) const fn real() -> Self {
        Self::Real(&HardwareInfoClientImpl)
    }

    #[cfg(test)]
    pub(crate) fn from_mock(mock: MockHardwareInfoClient) -> Self {
        Self::Mock(mock)
    }
}

impl HardwareInfoClient for HardwareInfoClientFacade {
    fn max_memory_region_id(&self) -> MemoryRegionId {
        match self {
            HardwareInfoClientFacade::Real(real) => real.max_memory_region_id(),
            #[cfg(test)]
            HardwareInfoClientFacade::Mock(mock) => mock.max_memory_region_id(),
        }
    }
}