regcomms 0.1.0

Supporting traits for crates created by regcommsgen
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67

#![allow(unused_imports)]
use crate::{
    RegComms,
    RegCommsAddress,
    RegCommsError,
};

#[cfg(feature = "embedded-hal")]
pub struct I2cComms<A: Copy + embedded_hal::i2c::AddressMode, I: embedded_hal::i2c::I2c<A>> {
    comms: I,
    i2c_address: A,
}

#[cfg(feature = "embedded-hal")]
impl<A: Copy + embedded_hal::i2c::AddressMode, I: embedded_hal::i2c::I2c<A>, const N: usize, R: RegCommsAddress<N>> RegComms<N, R> for I2cComms<A, I> {
    fn comms_read(&mut self, reg_address: R, buf: &mut [u8]) -> Result<(), RegCommsError> {
        let reg_address_bytes = reg_address.to_big_endian();
        match self.comms.write_read(self.i2c_address, &reg_address_bytes, buf) {
            Ok(_) => Ok(()),
            Err(_) => Err(RegCommsError::Other),
        }
    }

    fn comms_write(&mut self, reg_address: R, buf: &[u8]) -> Result<(), RegCommsError> {
        let reg_address_bytes = reg_address.to_big_endian();
        let mut ops = [embedded_hal::i2c::Operation::Write(&reg_address_bytes), embedded_hal::i2c::Operation::Write(buf)];
        match self.comms.transaction(self.i2c_address, &mut ops) {
            Ok(_) => Ok(()),
            Err(_) => Err(RegCommsError::Other),
        }
    }
}

#[cfg(feature = "embedded-hal-async")]
pub struct I2cCommsAsync<A: Copy + embedded_hal_async::i2c::AddressMode, I: embedded_hal_async::i2c::I2c<A>> {
    comms: I,
    i2c_address: A,
}

#[cfg(feature = "embedded-hal-async")]
impl<A: Copy + embedded_hal_async::i2c::AddressMode, I: embedded_hal_async::i2c::I2c<A>, const N: usize, R: RegCommsAddress<N>> RegComms<N, R> for I2cCommsAsync<A, I> {

    fn comms_read(&mut self, reg_address: R, buf: &mut [u8]) -> Result<(), RegCommsError> {
        futures::executor::block_on(self.comms_read_async(reg_address, buf))
    }

    fn comms_write(&mut self, reg_address: R, buf: &[u8]) -> Result<(), RegCommsError> {
        futures::executor::block_on(self.comms_write_async(reg_address, buf))
    }

    async fn comms_read_async(&mut self, reg_address: R, buf: &mut [u8]) -> Result<(), RegCommsError> {
        let reg_address_bytes = reg_address.to_big_endian();
        match self.comms.write_read(self.i2c_address, &reg_address_bytes, buf).await {
            Ok(_) => Ok(()),
            Err(_) => Err(RegCommsError::Other),
        }
    }

    async fn comms_write_async(&mut self, reg_address: R, buf: &[u8]) -> Result<(), RegCommsError> {
        let reg_address_bytes = reg_address.to_big_endian();
        let mut ops = [embedded_hal_async::i2c::Operation::Write(&reg_address_bytes), embedded_hal_async::i2c::Operation::Write(buf)];
        match self.comms.transaction(self.i2c_address, &mut ops).await {
            Ok(_) => Ok(()),
            Err(_) => Err(RegCommsError::Other),
        }
    }
}