ra6m1 0.2.0

Peripheral access API for ra6m1 microcontrollers (generated using svd2rust)
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
#[doc = "Register `SD_INFO2_MASK` reader"]
pub struct R(crate::R<SD_INFO2_MASK_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SD_INFO2_MASK_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SD_INFO2_MASK_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SD_INFO2_MASK_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SD_INFO2_MASK` writer"]
pub struct W(crate::W<SD_INFO2_MASK_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SD_INFO2_MASK_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SD_INFO2_MASK_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SD_INFO2_MASK_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `CMDEM` reader - Command Error Interrupt Request Mask"]
pub type CMDEM_R = crate::BitReader<CMDEM_A>;
#[doc = "Command Error Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CMDEM_A {
    #[doc = "0: Command error interrupt request not masked"]
    _0 = 0,
    #[doc = "1: Command error interrupt request masked"]
    _1 = 1,
}
impl From<CMDEM_A> for bool {
    #[inline(always)]
    fn from(variant: CMDEM_A) -> Self {
        variant as u8 != 0
    }
}
impl CMDEM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> CMDEM_A {
        match self.bits {
            false => CMDEM_A::_0,
            true => CMDEM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == CMDEM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == CMDEM_A::_1
    }
}
#[doc = "Field `CMDEM` writer - Command Error Interrupt Request Mask"]
pub type CMDEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, CMDEM_A, O>;
impl<'a, const O: u8> CMDEM_W<'a, O> {
    #[doc = "Command error interrupt request not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(CMDEM_A::_0)
    }
    #[doc = "Command error interrupt request masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(CMDEM_A::_1)
    }
}
#[doc = "Field `CRCEM` reader - CRC Error Interrupt Request Mask"]
pub type CRCEM_R = crate::BitReader<CRCEM_A>;
#[doc = "CRC Error Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum CRCEM_A {
    #[doc = "0: CRC error interrupt request not masked"]
    _0 = 0,
    #[doc = "1: CRC error interrupt request masked"]
    _1 = 1,
}
impl From<CRCEM_A> for bool {
    #[inline(always)]
    fn from(variant: CRCEM_A) -> Self {
        variant as u8 != 0
    }
}
impl CRCEM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> CRCEM_A {
        match self.bits {
            false => CRCEM_A::_0,
            true => CRCEM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == CRCEM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == CRCEM_A::_1
    }
}
#[doc = "Field `CRCEM` writer - CRC Error Interrupt Request Mask"]
pub type CRCEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, CRCEM_A, O>;
impl<'a, const O: u8> CRCEM_W<'a, O> {
    #[doc = "CRC error interrupt request not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(CRCEM_A::_0)
    }
    #[doc = "CRC error interrupt request masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(CRCEM_A::_1)
    }
}
#[doc = "Field `ENDEM` reader - End Bit Error Interrupt Request Mask"]
pub type ENDEM_R = crate::BitReader<ENDEM_A>;
#[doc = "End Bit Error Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ENDEM_A {
    #[doc = "0: End bit detection error interrupt request not masked"]
    _0 = 0,
    #[doc = "1: End bit detection error interrupt request masked"]
    _1 = 1,
}
impl From<ENDEM_A> for bool {
    #[inline(always)]
    fn from(variant: ENDEM_A) -> Self {
        variant as u8 != 0
    }
}
impl ENDEM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ENDEM_A {
        match self.bits {
            false => ENDEM_A::_0,
            true => ENDEM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ENDEM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ENDEM_A::_1
    }
}
#[doc = "Field `ENDEM` writer - End Bit Error Interrupt Request Mask"]
pub type ENDEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, ENDEM_A, O>;
impl<'a, const O: u8> ENDEM_W<'a, O> {
    #[doc = "End bit detection error interrupt request not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(ENDEM_A::_0)
    }
    #[doc = "End bit detection error interrupt request masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(ENDEM_A::_1)
    }
}
#[doc = "Field `DTOM` reader - Data Timeout Interrupt Request Mask"]
pub type DTOM_R = crate::BitReader<DTOM_A>;
#[doc = "Data Timeout Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DTOM_A {
    #[doc = "0: Data timeout interrupt request not masked"]
    _0 = 0,
    #[doc = "1: Data timeout interrupt request masked"]
    _1 = 1,
}
impl From<DTOM_A> for bool {
    #[inline(always)]
    fn from(variant: DTOM_A) -> Self {
        variant as u8 != 0
    }
}
impl DTOM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> DTOM_A {
        match self.bits {
            false => DTOM_A::_0,
            true => DTOM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == DTOM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == DTOM_A::_1
    }
}
#[doc = "Field `DTOM` writer - Data Timeout Interrupt Request Mask"]
pub type DTOM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, DTOM_A, O>;
impl<'a, const O: u8> DTOM_W<'a, O> {
    #[doc = "Data timeout interrupt request not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(DTOM_A::_0)
    }
    #[doc = "Data timeout interrupt request masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(DTOM_A::_1)
    }
}
#[doc = "Field `ILWM` reader - SD_BUF Register Illegal Write Interrupt Request Mask"]
pub type ILWM_R = crate::BitReader<ILWM_A>;
#[doc = "SD_BUF Register Illegal Write Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ILWM_A {
    #[doc = "0: Illegal write detection interrupt request for the SD_BUF register not masked"]
    _0 = 0,
    #[doc = "1: Illegal write detection interrupt request for the SD_BUF register masked"]
    _1 = 1,
}
impl From<ILWM_A> for bool {
    #[inline(always)]
    fn from(variant: ILWM_A) -> Self {
        variant as u8 != 0
    }
}
impl ILWM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ILWM_A {
        match self.bits {
            false => ILWM_A::_0,
            true => ILWM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ILWM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ILWM_A::_1
    }
}
#[doc = "Field `ILWM` writer - SD_BUF Register Illegal Write Interrupt Request Mask"]
pub type ILWM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, ILWM_A, O>;
impl<'a, const O: u8> ILWM_W<'a, O> {
    #[doc = "Illegal write detection interrupt request for the SD_BUF register not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(ILWM_A::_0)
    }
    #[doc = "Illegal write detection interrupt request for the SD_BUF register masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(ILWM_A::_1)
    }
}
#[doc = "Field `ILRM` reader - SD_BUF Register Illegal Read Interrupt Request Mask"]
pub type ILRM_R = crate::BitReader<ILRM_A>;
#[doc = "SD_BUF Register Illegal Read Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ILRM_A {
    #[doc = "0: Illegal read detection interrupt request for the SD_BUF register not masked"]
    _0 = 0,
    #[doc = "1: Illegal read detection interrupt request for the SD_BUF register masked"]
    _1 = 1,
}
impl From<ILRM_A> for bool {
    #[inline(always)]
    fn from(variant: ILRM_A) -> Self {
        variant as u8 != 0
    }
}
impl ILRM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ILRM_A {
        match self.bits {
            false => ILRM_A::_0,
            true => ILRM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ILRM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ILRM_A::_1
    }
}
#[doc = "Field `ILRM` writer - SD_BUF Register Illegal Read Interrupt Request Mask"]
pub type ILRM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, ILRM_A, O>;
impl<'a, const O: u8> ILRM_W<'a, O> {
    #[doc = "Illegal read detection interrupt request for the SD_BUF register not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(ILRM_A::_0)
    }
    #[doc = "Illegal read detection interrupt request for the SD_BUF register masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(ILRM_A::_1)
    }
}
#[doc = "Field `RSPTOM` reader - Response Timeout Interrupt Request Mask"]
pub type RSPTOM_R = crate::BitReader<RSPTOM_A>;
#[doc = "Response Timeout Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RSPTOM_A {
    #[doc = "0: Response timeout interrupt request not masked"]
    _0 = 0,
    #[doc = "1: Response timeout interrupt request masked"]
    _1 = 1,
}
impl From<RSPTOM_A> for bool {
    #[inline(always)]
    fn from(variant: RSPTOM_A) -> Self {
        variant as u8 != 0
    }
}
impl RSPTOM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RSPTOM_A {
        match self.bits {
            false => RSPTOM_A::_0,
            true => RSPTOM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == RSPTOM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == RSPTOM_A::_1
    }
}
#[doc = "Field `RSPTOM` writer - Response Timeout Interrupt Request Mask"]
pub type RSPTOM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, RSPTOM_A, O>;
impl<'a, const O: u8> RSPTOM_W<'a, O> {
    #[doc = "Response timeout interrupt request not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(RSPTOM_A::_0)
    }
    #[doc = "Response timeout interrupt request masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(RSPTOM_A::_1)
    }
}
#[doc = "Field `BREM` reader - BRE Interrupt Request Mask"]
pub type BREM_R = crate::BitReader<BREM_A>;
#[doc = "BRE Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum BREM_A {
    #[doc = "0: Read enable interrupt request for the SD buffer not masked"]
    _0 = 0,
    #[doc = "1: Read enable interrupt request for the SD buffer masked"]
    _1 = 1,
}
impl From<BREM_A> for bool {
    #[inline(always)]
    fn from(variant: BREM_A) -> Self {
        variant as u8 != 0
    }
}
impl BREM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> BREM_A {
        match self.bits {
            false => BREM_A::_0,
            true => BREM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == BREM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == BREM_A::_1
    }
}
#[doc = "Field `BREM` writer - BRE Interrupt Request Mask"]
pub type BREM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, BREM_A, O>;
impl<'a, const O: u8> BREM_W<'a, O> {
    #[doc = "Read enable interrupt request for the SD buffer not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(BREM_A::_0)
    }
    #[doc = "Read enable interrupt request for the SD buffer masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(BREM_A::_1)
    }
}
#[doc = "Field `BWEM` reader - BWE Interrupt Request Mask"]
pub type BWEM_R = crate::BitReader<BWEM_A>;
#[doc = "BWE Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum BWEM_A {
    #[doc = "0: Write enable interrupt request for the SD_BUF register not masked"]
    _0 = 0,
    #[doc = "1: Write enable interrupt request for the SD_BUF register masked"]
    _1 = 1,
}
impl From<BWEM_A> for bool {
    #[inline(always)]
    fn from(variant: BWEM_A) -> Self {
        variant as u8 != 0
    }
}
impl BWEM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> BWEM_A {
        match self.bits {
            false => BWEM_A::_0,
            true => BWEM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == BWEM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == BWEM_A::_1
    }
}
#[doc = "Field `BWEM` writer - BWE Interrupt Request Mask"]
pub type BWEM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, BWEM_A, O>;
impl<'a, const O: u8> BWEM_W<'a, O> {
    #[doc = "Write enable interrupt request for the SD_BUF register not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(BWEM_A::_0)
    }
    #[doc = "Write enable interrupt request for the SD_BUF register masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(BWEM_A::_1)
    }
}
#[doc = "Field `ILAM` reader - Illegal Access Error Interrupt Request Mask"]
pub type ILAM_R = crate::BitReader<ILAM_A>;
#[doc = "Illegal Access Error Interrupt Request Mask\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ILAM_A {
    #[doc = "0: Illegal access error interrupt request not masked"]
    _0 = 0,
    #[doc = "1: Illegal access error interrupt request masked"]
    _1 = 1,
}
impl From<ILAM_A> for bool {
    #[inline(always)]
    fn from(variant: ILAM_A) -> Self {
        variant as u8 != 0
    }
}
impl ILAM_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ILAM_A {
        match self.bits {
            false => ILAM_A::_0,
            true => ILAM_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ILAM_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ILAM_A::_1
    }
}
#[doc = "Field `ILAM` writer - Illegal Access Error Interrupt Request Mask"]
pub type ILAM_W<'a, const O: u8> = crate::BitWriter<'a, u32, SD_INFO2_MASK_SPEC, ILAM_A, O>;
impl<'a, const O: u8> ILAM_W<'a, O> {
    #[doc = "Illegal access error interrupt request not masked"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(ILAM_A::_0)
    }
    #[doc = "Illegal access error interrupt request masked"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(ILAM_A::_1)
    }
}
impl R {
    #[doc = "Bit 0 - Command Error Interrupt Request Mask"]
    #[inline(always)]
    pub fn cmdem(&self) -> CMDEM_R {
        CMDEM_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CRC Error Interrupt Request Mask"]
    #[inline(always)]
    pub fn crcem(&self) -> CRCEM_R {
        CRCEM_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - End Bit Error Interrupt Request Mask"]
    #[inline(always)]
    pub fn endem(&self) -> ENDEM_R {
        ENDEM_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Data Timeout Interrupt Request Mask"]
    #[inline(always)]
    pub fn dtom(&self) -> DTOM_R {
        DTOM_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - SD_BUF Register Illegal Write Interrupt Request Mask"]
    #[inline(always)]
    pub fn ilwm(&self) -> ILWM_R {
        ILWM_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - SD_BUF Register Illegal Read Interrupt Request Mask"]
    #[inline(always)]
    pub fn ilrm(&self) -> ILRM_R {
        ILRM_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Response Timeout Interrupt Request Mask"]
    #[inline(always)]
    pub fn rsptom(&self) -> RSPTOM_R {
        RSPTOM_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 8 - BRE Interrupt Request Mask"]
    #[inline(always)]
    pub fn brem(&self) -> BREM_R {
        BREM_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - BWE Interrupt Request Mask"]
    #[inline(always)]
    pub fn bwem(&self) -> BWEM_R {
        BWEM_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 15 - Illegal Access Error Interrupt Request Mask"]
    #[inline(always)]
    pub fn ilam(&self) -> ILAM_R {
        ILAM_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Command Error Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn cmdem(&mut self) -> CMDEM_W<0> {
        CMDEM_W::new(self)
    }
    #[doc = "Bit 1 - CRC Error Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn crcem(&mut self) -> CRCEM_W<1> {
        CRCEM_W::new(self)
    }
    #[doc = "Bit 2 - End Bit Error Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn endem(&mut self) -> ENDEM_W<2> {
        ENDEM_W::new(self)
    }
    #[doc = "Bit 3 - Data Timeout Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn dtom(&mut self) -> DTOM_W<3> {
        DTOM_W::new(self)
    }
    #[doc = "Bit 4 - SD_BUF Register Illegal Write Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn ilwm(&mut self) -> ILWM_W<4> {
        ILWM_W::new(self)
    }
    #[doc = "Bit 5 - SD_BUF Register Illegal Read Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn ilrm(&mut self) -> ILRM_W<5> {
        ILRM_W::new(self)
    }
    #[doc = "Bit 6 - Response Timeout Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn rsptom(&mut self) -> RSPTOM_W<6> {
        RSPTOM_W::new(self)
    }
    #[doc = "Bit 8 - BRE Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn brem(&mut self) -> BREM_W<8> {
        BREM_W::new(self)
    }
    #[doc = "Bit 9 - BWE Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn bwem(&mut self) -> BWEM_W<9> {
        BWEM_W::new(self)
    }
    #[doc = "Bit 15 - Illegal Access Error Interrupt Request Mask"]
    #[inline(always)]
    #[must_use]
    pub fn ilam(&mut self) -> ILAM_W<15> {
        ILAM_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "SD_INFO2 Interrupt Mask Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sd_info2_mask](index.html) module"]
pub struct SD_INFO2_MASK_SPEC;
impl crate::RegisterSpec for SD_INFO2_MASK_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sd_info2_mask::R](R) reader structure"]
impl crate::Readable for SD_INFO2_MASK_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sd_info2_mask::W](W) writer structure"]
impl crate::Writable for SD_INFO2_MASK_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets SD_INFO2_MASK to value 0x8b7f"]
impl crate::Resettable for SD_INFO2_MASK_SPEC {
    const RESET_VALUE: Self::Ux = 0x8b7f;
}