ra4m2 0.2.0

Peripheral access API for ra4m2 microcontrollers (generated using svd2rust)
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
#[doc = "Register `DVSTCTR0` reader"]
pub struct R(crate::R<DVSTCTR0_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DVSTCTR0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DVSTCTR0_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DVSTCTR0_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DVSTCTR0` writer"]
pub struct W(crate::W<DVSTCTR0_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DVSTCTR0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DVSTCTR0_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DVSTCTR0_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `RHST` reader - USB Bus Reset Status"]
pub type RHST_R = crate::FieldReader<u8, RHST_A>;
#[doc = "USB Bus Reset Status\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum RHST_A {
    #[doc = "0: In host controller mode: Communication speed indeterminate (powered state or no connection) In device controller mode: Communication speed indeterminate"]
    _000 = 0,
    #[doc = "1: In host controller mode: Low-speed connection In device controller mode: USB bus reset in progress"]
    _001 = 1,
    #[doc = "2: In host controller mode: Full-speed connection In device controller mode: USB bus reset in progress or full-speed connection"]
    _010 = 2,
    #[doc = "3: Setting prohibited"]
    _011 = 3,
}
impl From<RHST_A> for u8 {
    #[inline(always)]
    fn from(variant: RHST_A) -> Self {
        variant as _
    }
}
impl RHST_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<RHST_A> {
        match self.bits {
            0 => Some(RHST_A::_000),
            1 => Some(RHST_A::_001),
            2 => Some(RHST_A::_010),
            3 => Some(RHST_A::_011),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `_000`"]
    #[inline(always)]
    pub fn is_000(&self) -> bool {
        *self == RHST_A::_000
    }
    #[doc = "Checks if the value of the field is `_001`"]
    #[inline(always)]
    pub fn is_001(&self) -> bool {
        *self == RHST_A::_001
    }
    #[doc = "Checks if the value of the field is `_010`"]
    #[inline(always)]
    pub fn is_010(&self) -> bool {
        *self == RHST_A::_010
    }
    #[doc = "Checks if the value of the field is `_011`"]
    #[inline(always)]
    pub fn is_011(&self) -> bool {
        *self == RHST_A::_011
    }
}
#[doc = "Field `UACT` reader - USB Bus Enable"]
pub type UACT_R = crate::BitReader<UACT_A>;
#[doc = "USB Bus Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum UACT_A {
    #[doc = "0: Disable downstream port (disable SOF transmission)"]
    _0 = 0,
    #[doc = "1: Enable downstream port (enable SOF transmission)"]
    _1 = 1,
}
impl From<UACT_A> for bool {
    #[inline(always)]
    fn from(variant: UACT_A) -> Self {
        variant as u8 != 0
    }
}
impl UACT_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> UACT_A {
        match self.bits {
            false => UACT_A::_0,
            true => UACT_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == UACT_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == UACT_A::_1
    }
}
#[doc = "Field `UACT` writer - USB Bus Enable"]
pub type UACT_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, UACT_A, O>;
impl<'a, const O: u8> UACT_W<'a, O> {
    #[doc = "Disable downstream port (disable SOF transmission)"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(UACT_A::_0)
    }
    #[doc = "Enable downstream port (enable SOF transmission)"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(UACT_A::_1)
    }
}
#[doc = "Field `RESUME` reader - Resume Output"]
pub type RESUME_R = crate::BitReader<RESUME_A>;
#[doc = "Resume Output\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RESUME_A {
    #[doc = "0: Do not output resume signal"]
    _0 = 0,
    #[doc = "1: Output resume signal"]
    _1 = 1,
}
impl From<RESUME_A> for bool {
    #[inline(always)]
    fn from(variant: RESUME_A) -> Self {
        variant as u8 != 0
    }
}
impl RESUME_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RESUME_A {
        match self.bits {
            false => RESUME_A::_0,
            true => RESUME_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == RESUME_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == RESUME_A::_1
    }
}
#[doc = "Field `RESUME` writer - Resume Output"]
pub type RESUME_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, RESUME_A, O>;
impl<'a, const O: u8> RESUME_W<'a, O> {
    #[doc = "Do not output resume signal"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(RESUME_A::_0)
    }
    #[doc = "Output resume signal"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(RESUME_A::_1)
    }
}
#[doc = "Field `USBRST` reader - USB Bus Reset Output"]
pub type USBRST_R = crate::BitReader<USBRST_A>;
#[doc = "USB Bus Reset Output\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum USBRST_A {
    #[doc = "0: Do not output USB bus reset signal"]
    _0 = 0,
    #[doc = "1: Output USB bus reset signal"]
    _1 = 1,
}
impl From<USBRST_A> for bool {
    #[inline(always)]
    fn from(variant: USBRST_A) -> Self {
        variant as u8 != 0
    }
}
impl USBRST_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> USBRST_A {
        match self.bits {
            false => USBRST_A::_0,
            true => USBRST_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == USBRST_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == USBRST_A::_1
    }
}
#[doc = "Field `USBRST` writer - USB Bus Reset Output"]
pub type USBRST_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, USBRST_A, O>;
impl<'a, const O: u8> USBRST_W<'a, O> {
    #[doc = "Do not output USB bus reset signal"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(USBRST_A::_0)
    }
    #[doc = "Output USB bus reset signal"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(USBRST_A::_1)
    }
}
#[doc = "Field `RWUPE` reader - Wakeup Detection Enable"]
pub type RWUPE_R = crate::BitReader<RWUPE_A>;
#[doc = "Wakeup Detection Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RWUPE_A {
    #[doc = "0: Disable downstream port remote wakeup"]
    _0 = 0,
    #[doc = "1: Enable downstream port remote wakeup"]
    _1 = 1,
}
impl From<RWUPE_A> for bool {
    #[inline(always)]
    fn from(variant: RWUPE_A) -> Self {
        variant as u8 != 0
    }
}
impl RWUPE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RWUPE_A {
        match self.bits {
            false => RWUPE_A::_0,
            true => RWUPE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == RWUPE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == RWUPE_A::_1
    }
}
#[doc = "Field `RWUPE` writer - Wakeup Detection Enable"]
pub type RWUPE_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, RWUPE_A, O>;
impl<'a, const O: u8> RWUPE_W<'a, O> {
    #[doc = "Disable downstream port remote wakeup"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(RWUPE_A::_0)
    }
    #[doc = "Enable downstream port remote wakeup"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(RWUPE_A::_1)
    }
}
#[doc = "Field `WKUP` reader - Wakeup Output"]
pub type WKUP_R = crate::BitReader<WKUP_A>;
#[doc = "Wakeup Output\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum WKUP_A {
    #[doc = "0: Do not output remote wakeup signal"]
    _0 = 0,
    #[doc = "1: Output remote wakeup signal"]
    _1 = 1,
}
impl From<WKUP_A> for bool {
    #[inline(always)]
    fn from(variant: WKUP_A) -> Self {
        variant as u8 != 0
    }
}
impl WKUP_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> WKUP_A {
        match self.bits {
            false => WKUP_A::_0,
            true => WKUP_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == WKUP_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == WKUP_A::_1
    }
}
#[doc = "Field `WKUP` writer - Wakeup Output"]
pub type WKUP_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, WKUP_A, O>;
impl<'a, const O: u8> WKUP_W<'a, O> {
    #[doc = "Do not output remote wakeup signal"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(WKUP_A::_0)
    }
    #[doc = "Output remote wakeup signal"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(WKUP_A::_1)
    }
}
#[doc = "Field `VBUSEN` reader - USB_VBUSEN Output Pin Control"]
pub type VBUSEN_R = crate::BitReader<VBUSEN_A>;
#[doc = "USB_VBUSEN Output Pin Control\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum VBUSEN_A {
    #[doc = "0: Output low on external USB_VBUSEN pin"]
    _0 = 0,
    #[doc = "1: Output high on external USB_VBUSEN pin"]
    _1 = 1,
}
impl From<VBUSEN_A> for bool {
    #[inline(always)]
    fn from(variant: VBUSEN_A) -> Self {
        variant as u8 != 0
    }
}
impl VBUSEN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> VBUSEN_A {
        match self.bits {
            false => VBUSEN_A::_0,
            true => VBUSEN_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == VBUSEN_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == VBUSEN_A::_1
    }
}
#[doc = "Field `VBUSEN` writer - USB_VBUSEN Output Pin Control"]
pub type VBUSEN_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, VBUSEN_A, O>;
impl<'a, const O: u8> VBUSEN_W<'a, O> {
    #[doc = "Output low on external USB_VBUSEN pin"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(VBUSEN_A::_0)
    }
    #[doc = "Output high on external USB_VBUSEN pin"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(VBUSEN_A::_1)
    }
}
#[doc = "Field `EXICEN` reader - USB_EXICEN Output Pin Control"]
pub type EXICEN_R = crate::BitReader<EXICEN_A>;
#[doc = "USB_EXICEN Output Pin Control\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum EXICEN_A {
    #[doc = "0: Output low on external USB_EXICEN pin"]
    _0 = 0,
    #[doc = "1: Output high on external USB_EXICEN pin"]
    _1 = 1,
}
impl From<EXICEN_A> for bool {
    #[inline(always)]
    fn from(variant: EXICEN_A) -> Self {
        variant as u8 != 0
    }
}
impl EXICEN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> EXICEN_A {
        match self.bits {
            false => EXICEN_A::_0,
            true => EXICEN_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == EXICEN_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == EXICEN_A::_1
    }
}
#[doc = "Field `EXICEN` writer - USB_EXICEN Output Pin Control"]
pub type EXICEN_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, EXICEN_A, O>;
impl<'a, const O: u8> EXICEN_W<'a, O> {
    #[doc = "Output low on external USB_EXICEN pin"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(EXICEN_A::_0)
    }
    #[doc = "Output high on external USB_EXICEN pin"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(EXICEN_A::_1)
    }
}
#[doc = "Field `HNPBTOA` reader - Host Negotiation Protocol (HNP) Control"]
pub type HNPBTOA_R = crate::BitReader<bool>;
#[doc = "Field `HNPBTOA` writer - Host Negotiation Protocol (HNP) Control"]
pub type HNPBTOA_W<'a, const O: u8> = crate::BitWriter<'a, u16, DVSTCTR0_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:2 - USB Bus Reset Status"]
    #[inline(always)]
    pub fn rhst(&self) -> RHST_R {
        RHST_R::new((self.bits & 7) as u8)
    }
    #[doc = "Bit 4 - USB Bus Enable"]
    #[inline(always)]
    pub fn uact(&self) -> UACT_R {
        UACT_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Resume Output"]
    #[inline(always)]
    pub fn resume(&self) -> RESUME_R {
        RESUME_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - USB Bus Reset Output"]
    #[inline(always)]
    pub fn usbrst(&self) -> USBRST_R {
        USBRST_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Wakeup Detection Enable"]
    #[inline(always)]
    pub fn rwupe(&self) -> RWUPE_R {
        RWUPE_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Wakeup Output"]
    #[inline(always)]
    pub fn wkup(&self) -> WKUP_R {
        WKUP_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - USB_VBUSEN Output Pin Control"]
    #[inline(always)]
    pub fn vbusen(&self) -> VBUSEN_R {
        VBUSEN_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - USB_EXICEN Output Pin Control"]
    #[inline(always)]
    pub fn exicen(&self) -> EXICEN_R {
        EXICEN_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Host Negotiation Protocol (HNP) Control"]
    #[inline(always)]
    pub fn hnpbtoa(&self) -> HNPBTOA_R {
        HNPBTOA_R::new(((self.bits >> 11) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 4 - USB Bus Enable"]
    #[inline(always)]
    #[must_use]
    pub fn uact(&mut self) -> UACT_W<4> {
        UACT_W::new(self)
    }
    #[doc = "Bit 5 - Resume Output"]
    #[inline(always)]
    #[must_use]
    pub fn resume(&mut self) -> RESUME_W<5> {
        RESUME_W::new(self)
    }
    #[doc = "Bit 6 - USB Bus Reset Output"]
    #[inline(always)]
    #[must_use]
    pub fn usbrst(&mut self) -> USBRST_W<6> {
        USBRST_W::new(self)
    }
    #[doc = "Bit 7 - Wakeup Detection Enable"]
    #[inline(always)]
    #[must_use]
    pub fn rwupe(&mut self) -> RWUPE_W<7> {
        RWUPE_W::new(self)
    }
    #[doc = "Bit 8 - Wakeup Output"]
    #[inline(always)]
    #[must_use]
    pub fn wkup(&mut self) -> WKUP_W<8> {
        WKUP_W::new(self)
    }
    #[doc = "Bit 9 - USB_VBUSEN Output Pin Control"]
    #[inline(always)]
    #[must_use]
    pub fn vbusen(&mut self) -> VBUSEN_W<9> {
        VBUSEN_W::new(self)
    }
    #[doc = "Bit 10 - USB_EXICEN Output Pin Control"]
    #[inline(always)]
    #[must_use]
    pub fn exicen(&mut self) -> EXICEN_W<10> {
        EXICEN_W::new(self)
    }
    #[doc = "Bit 11 - Host Negotiation Protocol (HNP) Control"]
    #[inline(always)]
    #[must_use]
    pub fn hnpbtoa(&mut self) -> HNPBTOA_W<11> {
        HNPBTOA_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Device State Control Register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dvstctr0](index.html) module"]
pub struct DVSTCTR0_SPEC;
impl crate::RegisterSpec for DVSTCTR0_SPEC {
    type Ux = u16;
}
#[doc = "`read()` method returns [dvstctr0::R](R) reader structure"]
impl crate::Readable for DVSTCTR0_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dvstctr0::W](W) writer structure"]
impl crate::Writable for DVSTCTR0_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DVSTCTR0 to value 0"]
impl crate::Resettable for DVSTCTR0_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}