ra4m2 0.2.0

Peripheral access API for ra4m2 microcontrollers (generated using svd2rust)
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
#[doc = "Register `ICFER` reader"]
pub struct R(crate::R<ICFER_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ICFER_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ICFER_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ICFER_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ICFER` writer"]
pub struct W(crate::W<ICFER_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ICFER_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ICFER_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ICFER_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `TMOE` reader - Timeout Function Enable"]
pub type TMOE_R = crate::BitReader<TMOE_A>;
#[doc = "Timeout Function Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TMOE_A {
    #[doc = "0: Disable"]
    _0 = 0,
    #[doc = "1: Enable"]
    _1 = 1,
}
impl From<TMOE_A> for bool {
    #[inline(always)]
    fn from(variant: TMOE_A) -> Self {
        variant as u8 != 0
    }
}
impl TMOE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> TMOE_A {
        match self.bits {
            false => TMOE_A::_0,
            true => TMOE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == TMOE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == TMOE_A::_1
    }
}
#[doc = "Field `TMOE` writer - Timeout Function Enable"]
pub type TMOE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, TMOE_A, O>;
impl<'a, const O: u8> TMOE_W<'a, O> {
    #[doc = "Disable"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(TMOE_A::_0)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(TMOE_A::_1)
    }
}
#[doc = "Field `MALE` reader - Master Arbitration-Lost Detection Enable"]
pub type MALE_R = crate::BitReader<MALE_A>;
#[doc = "Master Arbitration-Lost Detection Enable\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MALE_A {
    #[doc = "0: Disable the arbitration-lost detection function and disable automatic clearing of the MST and TRS bits in ICCR2 when arbitration is lost"]
    _0 = 0,
    #[doc = "1: Enable the arbitration-lost detection function and enable automatic clearing of the MST and TRS bits in ICCR2 when arbitration is lost"]
    _1 = 1,
}
impl From<MALE_A> for bool {
    #[inline(always)]
    fn from(variant: MALE_A) -> Self {
        variant as u8 != 0
    }
}
impl MALE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> MALE_A {
        match self.bits {
            false => MALE_A::_0,
            true => MALE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == MALE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == MALE_A::_1
    }
}
#[doc = "Field `MALE` writer - Master Arbitration-Lost Detection Enable"]
pub type MALE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, MALE_A, O>;
impl<'a, const O: u8> MALE_W<'a, O> {
    #[doc = "Disable the arbitration-lost detection function and disable automatic clearing of the MST and TRS bits in ICCR2 when arbitration is lost"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(MALE_A::_0)
    }
    #[doc = "Enable the arbitration-lost detection function and enable automatic clearing of the MST and TRS bits in ICCR2 when arbitration is lost"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(MALE_A::_1)
    }
}
#[doc = "Field `NALE` reader - NACK Transmission Arbitration-Lost Detection Enable"]
pub type NALE_R = crate::BitReader<NALE_A>;
#[doc = "NACK Transmission Arbitration-Lost Detection Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum NALE_A {
    #[doc = "0: Disable"]
    _0 = 0,
    #[doc = "1: Enable"]
    _1 = 1,
}
impl From<NALE_A> for bool {
    #[inline(always)]
    fn from(variant: NALE_A) -> Self {
        variant as u8 != 0
    }
}
impl NALE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> NALE_A {
        match self.bits {
            false => NALE_A::_0,
            true => NALE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == NALE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == NALE_A::_1
    }
}
#[doc = "Field `NALE` writer - NACK Transmission Arbitration-Lost Detection Enable"]
pub type NALE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, NALE_A, O>;
impl<'a, const O: u8> NALE_W<'a, O> {
    #[doc = "Disable"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(NALE_A::_0)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(NALE_A::_1)
    }
}
#[doc = "Field `SALE` reader - Slave Arbitration-Lost Detection Enable"]
pub type SALE_R = crate::BitReader<SALE_A>;
#[doc = "Slave Arbitration-Lost Detection Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SALE_A {
    #[doc = "0: Disable"]
    _0 = 0,
    #[doc = "1: Enable"]
    _1 = 1,
}
impl From<SALE_A> for bool {
    #[inline(always)]
    fn from(variant: SALE_A) -> Self {
        variant as u8 != 0
    }
}
impl SALE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SALE_A {
        match self.bits {
            false => SALE_A::_0,
            true => SALE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == SALE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == SALE_A::_1
    }
}
#[doc = "Field `SALE` writer - Slave Arbitration-Lost Detection Enable"]
pub type SALE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, SALE_A, O>;
impl<'a, const O: u8> SALE_W<'a, O> {
    #[doc = "Disable"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(SALE_A::_0)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(SALE_A::_1)
    }
}
#[doc = "Field `NACKE` reader - NACK Reception Transfer Suspension Enable"]
pub type NACKE_R = crate::BitReader<NACKE_A>;
#[doc = "NACK Reception Transfer Suspension Enable\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum NACKE_A {
    #[doc = "0: Do not suspend transfer operation during NACK reception (disable transfer suspension)"]
    _0 = 0,
    #[doc = "1: Suspend transfer operation during NACK reception (enable transfer suspension)"]
    _1 = 1,
}
impl From<NACKE_A> for bool {
    #[inline(always)]
    fn from(variant: NACKE_A) -> Self {
        variant as u8 != 0
    }
}
impl NACKE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> NACKE_A {
        match self.bits {
            false => NACKE_A::_0,
            true => NACKE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == NACKE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == NACKE_A::_1
    }
}
#[doc = "Field `NACKE` writer - NACK Reception Transfer Suspension Enable"]
pub type NACKE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, NACKE_A, O>;
impl<'a, const O: u8> NACKE_W<'a, O> {
    #[doc = "Do not suspend transfer operation during NACK reception (disable transfer suspension)"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(NACKE_A::_0)
    }
    #[doc = "Suspend transfer operation during NACK reception (enable transfer suspension)"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(NACKE_A::_1)
    }
}
#[doc = "Field `NFE` reader - Digital Noise Filter Circuit Enable"]
pub type NFE_R = crate::BitReader<NFE_A>;
#[doc = "Digital Noise Filter Circuit Enable\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum NFE_A {
    #[doc = "0: Do not use the digital noise filter circuit"]
    _0 = 0,
    #[doc = "1: Use the digital noise filter circuit"]
    _1 = 1,
}
impl From<NFE_A> for bool {
    #[inline(always)]
    fn from(variant: NFE_A) -> Self {
        variant as u8 != 0
    }
}
impl NFE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> NFE_A {
        match self.bits {
            false => NFE_A::_0,
            true => NFE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == NFE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == NFE_A::_1
    }
}
#[doc = "Field `NFE` writer - Digital Noise Filter Circuit Enable"]
pub type NFE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, NFE_A, O>;
impl<'a, const O: u8> NFE_W<'a, O> {
    #[doc = "Do not use the digital noise filter circuit"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(NFE_A::_0)
    }
    #[doc = "Use the digital noise filter circuit"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(NFE_A::_1)
    }
}
#[doc = "Field `SCLE` reader - SCL Synchronous Circuit Enable"]
pub type SCLE_R = crate::BitReader<SCLE_A>;
#[doc = "SCL Synchronous Circuit Enable\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SCLE_A {
    #[doc = "0: Do not use the SCL synchronous circuit"]
    _0 = 0,
    #[doc = "1: Use the SCL synchronous circuit"]
    _1 = 1,
}
impl From<SCLE_A> for bool {
    #[inline(always)]
    fn from(variant: SCLE_A) -> Self {
        variant as u8 != 0
    }
}
impl SCLE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SCLE_A {
        match self.bits {
            false => SCLE_A::_0,
            true => SCLE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == SCLE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == SCLE_A::_1
    }
}
#[doc = "Field `SCLE` writer - SCL Synchronous Circuit Enable"]
pub type SCLE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, SCLE_A, O>;
impl<'a, const O: u8> SCLE_W<'a, O> {
    #[doc = "Do not use the SCL synchronous circuit"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(SCLE_A::_0)
    }
    #[doc = "Use the SCL synchronous circuit"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(SCLE_A::_1)
    }
}
#[doc = "Field `FMPE` reader - Fast-Mode Plus Enable"]
pub type FMPE_R = crate::BitReader<FMPE_A>;
#[doc = "Fast-Mode Plus Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FMPE_A {
    #[doc = "0: Do not use the Fm+ slope control circuit for the SCLn and SDAn pins"]
    _0 = 0,
    #[doc = "1: Use the Fm+ slope control circuit for the SCLn and SDAn pins."]
    _1 = 1,
}
impl From<FMPE_A> for bool {
    #[inline(always)]
    fn from(variant: FMPE_A) -> Self {
        variant as u8 != 0
    }
}
impl FMPE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> FMPE_A {
        match self.bits {
            false => FMPE_A::_0,
            true => FMPE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == FMPE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == FMPE_A::_1
    }
}
#[doc = "Field `FMPE` writer - Fast-Mode Plus Enable"]
pub type FMPE_W<'a, const O: u8> = crate::BitWriter<'a, u8, ICFER_SPEC, FMPE_A, O>;
impl<'a, const O: u8> FMPE_W<'a, O> {
    #[doc = "Do not use the Fm+ slope control circuit for the SCLn and SDAn pins"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(FMPE_A::_0)
    }
    #[doc = "Use the Fm+ slope control circuit for the SCLn and SDAn pins."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(FMPE_A::_1)
    }
}
impl R {
    #[doc = "Bit 0 - Timeout Function Enable"]
    #[inline(always)]
    pub fn tmoe(&self) -> TMOE_R {
        TMOE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Master Arbitration-Lost Detection Enable"]
    #[inline(always)]
    pub fn male(&self) -> MALE_R {
        MALE_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - NACK Transmission Arbitration-Lost Detection Enable"]
    #[inline(always)]
    pub fn nale(&self) -> NALE_R {
        NALE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave Arbitration-Lost Detection Enable"]
    #[inline(always)]
    pub fn sale(&self) -> SALE_R {
        SALE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - NACK Reception Transfer Suspension Enable"]
    #[inline(always)]
    pub fn nacke(&self) -> NACKE_R {
        NACKE_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Digital Noise Filter Circuit Enable"]
    #[inline(always)]
    pub fn nfe(&self) -> NFE_R {
        NFE_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - SCL Synchronous Circuit Enable"]
    #[inline(always)]
    pub fn scle(&self) -> SCLE_R {
        SCLE_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Fast-Mode Plus Enable"]
    #[inline(always)]
    pub fn fmpe(&self) -> FMPE_R {
        FMPE_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Timeout Function Enable"]
    #[inline(always)]
    #[must_use]
    pub fn tmoe(&mut self) -> TMOE_W<0> {
        TMOE_W::new(self)
    }
    #[doc = "Bit 1 - Master Arbitration-Lost Detection Enable"]
    #[inline(always)]
    #[must_use]
    pub fn male(&mut self) -> MALE_W<1> {
        MALE_W::new(self)
    }
    #[doc = "Bit 2 - NACK Transmission Arbitration-Lost Detection Enable"]
    #[inline(always)]
    #[must_use]
    pub fn nale(&mut self) -> NALE_W<2> {
        NALE_W::new(self)
    }
    #[doc = "Bit 3 - Slave Arbitration-Lost Detection Enable"]
    #[inline(always)]
    #[must_use]
    pub fn sale(&mut self) -> SALE_W<3> {
        SALE_W::new(self)
    }
    #[doc = "Bit 4 - NACK Reception Transfer Suspension Enable"]
    #[inline(always)]
    #[must_use]
    pub fn nacke(&mut self) -> NACKE_W<4> {
        NACKE_W::new(self)
    }
    #[doc = "Bit 5 - Digital Noise Filter Circuit Enable"]
    #[inline(always)]
    #[must_use]
    pub fn nfe(&mut self) -> NFE_W<5> {
        NFE_W::new(self)
    }
    #[doc = "Bit 6 - SCL Synchronous Circuit Enable"]
    #[inline(always)]
    #[must_use]
    pub fn scle(&mut self) -> SCLE_W<6> {
        SCLE_W::new(self)
    }
    #[doc = "Bit 7 - Fast-Mode Plus Enable"]
    #[inline(always)]
    #[must_use]
    pub fn fmpe(&mut self) -> FMPE_W<7> {
        FMPE_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "I2C Bus Function Enable Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [icfer](index.html) module"]
pub struct ICFER_SPEC;
impl crate::RegisterSpec for ICFER_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [icfer::R](R) reader structure"]
impl crate::Readable for ICFER_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [icfer::W](W) writer structure"]
impl crate::Writable for ICFER_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ICFER to value 0x72"]
impl crate::Resettable for ICFER_SPEC {
    const RESET_VALUE: Self::Ux = 0x72;
}