ra2a1 0.2.0

Peripheral access API for ra2a1 microcontrollers (generated using svd2rust)
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
#[doc = "Register `ADCSR` reader"]
pub struct R(crate::R<ADCSR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ADCSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ADCSR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ADCSR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ADCSR` writer"]
pub struct W(crate::W<ADCSR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ADCSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ADCSR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ADCSR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DBLANS` reader - Double Trigger Channel SelectThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected."]
pub type DBLANS_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DBLANS` writer - Double Trigger Channel SelectThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected."]
pub type DBLANS_W<'a, const O: u8> = crate::FieldWriter<'a, u16, ADCSR_SPEC, u8, u8, 5, O>;
#[doc = "Field `GBADIE` reader - Group B Scan End Interrupt Enable"]
pub type GBADIE_R = crate::BitReader<GBADIE_A>;
#[doc = "Group B Scan End Interrupt Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum GBADIE_A {
    #[doc = "0: Disables ADC160_GBADI interrupt generation upon group B scan completion."]
    _0 = 0,
    #[doc = "1: Enables ADC160_GBADI interrupt generation upon group B scan completion."]
    _1 = 1,
}
impl From<GBADIE_A> for bool {
    #[inline(always)]
    fn from(variant: GBADIE_A) -> Self {
        variant as u8 != 0
    }
}
impl GBADIE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> GBADIE_A {
        match self.bits {
            false => GBADIE_A::_0,
            true => GBADIE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == GBADIE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == GBADIE_A::_1
    }
}
#[doc = "Field `GBADIE` writer - Group B Scan End Interrupt Enable"]
pub type GBADIE_W<'a, const O: u8> = crate::BitWriter<'a, u16, ADCSR_SPEC, GBADIE_A, O>;
impl<'a, const O: u8> GBADIE_W<'a, O> {
    #[doc = "Disables ADC160_GBADI interrupt generation upon group B scan completion."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(GBADIE_A::_0)
    }
    #[doc = "Enables ADC160_GBADI interrupt generation upon group B scan completion."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(GBADIE_A::_1)
    }
}
#[doc = "Field `DBLE` reader - Double Trigger Mode Select"]
pub type DBLE_R = crate::BitReader<DBLE_A>;
#[doc = "Double Trigger Mode Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DBLE_A {
    #[doc = "0: Double trigger mode non-selection"]
    _0 = 0,
    #[doc = "1: Double trigger mode selection"]
    _1 = 1,
}
impl From<DBLE_A> for bool {
    #[inline(always)]
    fn from(variant: DBLE_A) -> Self {
        variant as u8 != 0
    }
}
impl DBLE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> DBLE_A {
        match self.bits {
            false => DBLE_A::_0,
            true => DBLE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == DBLE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == DBLE_A::_1
    }
}
#[doc = "Field `DBLE` writer - Double Trigger Mode Select"]
pub type DBLE_W<'a, const O: u8> = crate::BitWriter<'a, u16, ADCSR_SPEC, DBLE_A, O>;
impl<'a, const O: u8> DBLE_W<'a, O> {
    #[doc = "Double trigger mode non-selection"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(DBLE_A::_0)
    }
    #[doc = "Double trigger mode selection"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(DBLE_A::_1)
    }
}
#[doc = "Field `EXTRG` reader - Trigger Select"]
pub type EXTRG_R = crate::BitReader<EXTRG_A>;
#[doc = "Trigger Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum EXTRG_A {
    #[doc = "0: A/D conversion is started by the synchronous trigger (ELC)."]
    _0 = 0,
    #[doc = "1: A/D conversion is started by the asynchronous trigger (ADTRG0)."]
    _1 = 1,
}
impl From<EXTRG_A> for bool {
    #[inline(always)]
    fn from(variant: EXTRG_A) -> Self {
        variant as u8 != 0
    }
}
impl EXTRG_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> EXTRG_A {
        match self.bits {
            false => EXTRG_A::_0,
            true => EXTRG_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == EXTRG_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == EXTRG_A::_1
    }
}
#[doc = "Field `EXTRG` writer - Trigger Select"]
pub type EXTRG_W<'a, const O: u8> = crate::BitWriter<'a, u16, ADCSR_SPEC, EXTRG_A, O>;
impl<'a, const O: u8> EXTRG_W<'a, O> {
    #[doc = "A/D conversion is started by the synchronous trigger (ELC)."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(EXTRG_A::_0)
    }
    #[doc = "A/D conversion is started by the asynchronous trigger (ADTRG0)."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(EXTRG_A::_1)
    }
}
#[doc = "Field `TRGE` reader - Trigger Start Enable"]
pub type TRGE_R = crate::BitReader<TRGE_A>;
#[doc = "Trigger Start Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TRGE_A {
    #[doc = "0: Disables A/D conversion to be started by the synchronous or asynchronous trigger."]
    _0 = 0,
    #[doc = "1: Enables A/D conversion to be started by the synchronous or asynchronous trigger."]
    _1 = 1,
}
impl From<TRGE_A> for bool {
    #[inline(always)]
    fn from(variant: TRGE_A) -> Self {
        variant as u8 != 0
    }
}
impl TRGE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> TRGE_A {
        match self.bits {
            false => TRGE_A::_0,
            true => TRGE_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == TRGE_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == TRGE_A::_1
    }
}
#[doc = "Field `TRGE` writer - Trigger Start Enable"]
pub type TRGE_W<'a, const O: u8> = crate::BitWriter<'a, u16, ADCSR_SPEC, TRGE_A, O>;
impl<'a, const O: u8> TRGE_W<'a, O> {
    #[doc = "Disables A/D conversion to be started by the synchronous or asynchronous trigger."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(TRGE_A::_0)
    }
    #[doc = "Enables A/D conversion to be started by the synchronous or asynchronous trigger."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(TRGE_A::_1)
    }
}
#[doc = "Field `ADHSC` reader - A/D Conversion Operation Mode Select"]
pub type ADHSC_R = crate::BitReader<ADHSC_A>;
#[doc = "A/D Conversion Operation Mode Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADHSC_A {
    #[doc = "0: High speed A/D conversion mode"]
    _0 = 0,
    #[doc = "1: Low current A/D conversion mode"]
    _1 = 1,
}
impl From<ADHSC_A> for bool {
    #[inline(always)]
    fn from(variant: ADHSC_A) -> Self {
        variant as u8 != 0
    }
}
impl ADHSC_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ADHSC_A {
        match self.bits {
            false => ADHSC_A::_0,
            true => ADHSC_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADHSC_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADHSC_A::_1
    }
}
#[doc = "Field `ADHSC` writer - A/D Conversion Operation Mode Select"]
pub type ADHSC_W<'a, const O: u8> = crate::BitWriter<'a, u16, ADCSR_SPEC, ADHSC_A, O>;
impl<'a, const O: u8> ADHSC_W<'a, O> {
    #[doc = "High speed A/D conversion mode"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(ADHSC_A::_0)
    }
    #[doc = "Low current A/D conversion mode"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(ADHSC_A::_1)
    }
}
#[doc = "Field `ADCS` reader - Scan Mode Select"]
pub type ADCS_R = crate::FieldReader<u8, ADCS_A>;
#[doc = "Scan Mode Select\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum ADCS_A {
    #[doc = "0: Single scan mode"]
    _00 = 0,
    #[doc = "1: Group scan mode"]
    _01 = 1,
    #[doc = "2: Continuous scan mode"]
    _10 = 2,
    #[doc = "3: Setting prohibited"]
    _11 = 3,
}
impl From<ADCS_A> for u8 {
    #[inline(always)]
    fn from(variant: ADCS_A) -> Self {
        variant as _
    }
}
impl ADCS_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ADCS_A {
        match self.bits {
            0 => ADCS_A::_00,
            1 => ADCS_A::_01,
            2 => ADCS_A::_10,
            3 => ADCS_A::_11,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `_00`"]
    #[inline(always)]
    pub fn is_00(&self) -> bool {
        *self == ADCS_A::_00
    }
    #[doc = "Checks if the value of the field is `_01`"]
    #[inline(always)]
    pub fn is_01(&self) -> bool {
        *self == ADCS_A::_01
    }
    #[doc = "Checks if the value of the field is `_10`"]
    #[inline(always)]
    pub fn is_10(&self) -> bool {
        *self == ADCS_A::_10
    }
    #[doc = "Checks if the value of the field is `_11`"]
    #[inline(always)]
    pub fn is_11(&self) -> bool {
        *self == ADCS_A::_11
    }
}
#[doc = "Field `ADCS` writer - Scan Mode Select"]
pub type ADCS_W<'a, const O: u8> = crate::FieldWriterSafe<'a, u16, ADCSR_SPEC, u8, ADCS_A, 2, O>;
impl<'a, const O: u8> ADCS_W<'a, O> {
    #[doc = "Single scan mode"]
    #[inline(always)]
    pub fn _00(self) -> &'a mut W {
        self.variant(ADCS_A::_00)
    }
    #[doc = "Group scan mode"]
    #[inline(always)]
    pub fn _01(self) -> &'a mut W {
        self.variant(ADCS_A::_01)
    }
    #[doc = "Continuous scan mode"]
    #[inline(always)]
    pub fn _10(self) -> &'a mut W {
        self.variant(ADCS_A::_10)
    }
    #[doc = "Setting prohibited"]
    #[inline(always)]
    pub fn _11(self) -> &'a mut W {
        self.variant(ADCS_A::_11)
    }
}
#[doc = "Field `ADST` reader - A/D Conversion Start\n\nThe field is **modified** in some way after a read operation."]
pub type ADST_R = crate::BitReader<ADST_A>;
#[doc = "A/D Conversion Start\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ADST_A {
    #[doc = "0: Stops A/D conversion process."]
    _0 = 0,
    #[doc = "1: Starts A/D conversion process."]
    _1 = 1,
}
impl From<ADST_A> for bool {
    #[inline(always)]
    fn from(variant: ADST_A) -> Self {
        variant as u8 != 0
    }
}
impl ADST_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> ADST_A {
        match self.bits {
            false => ADST_A::_0,
            true => ADST_A::_1,
        }
    }
    #[doc = "Checks if the value of the field is `_0`"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == ADST_A::_0
    }
    #[doc = "Checks if the value of the field is `_1`"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == ADST_A::_1
    }
}
#[doc = "Field `ADST` writer - A/D Conversion Start"]
pub type ADST_W<'a, const O: u8> = crate::BitWriter<'a, u16, ADCSR_SPEC, ADST_A, O>;
impl<'a, const O: u8> ADST_W<'a, O> {
    #[doc = "Stops A/D conversion process."]
    #[inline(always)]
    pub fn _0(self) -> &'a mut W {
        self.variant(ADST_A::_0)
    }
    #[doc = "Starts A/D conversion process."]
    #[inline(always)]
    pub fn _1(self) -> &'a mut W {
        self.variant(ADST_A::_1)
    }
}
impl R {
    #[doc = "Bits 0:4 - Double Trigger Channel SelectThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected."]
    #[inline(always)]
    pub fn dblans(&self) -> DBLANS_R {
        DBLANS_R::new((self.bits & 0x1f) as u8)
    }
    #[doc = "Bit 6 - Group B Scan End Interrupt Enable"]
    #[inline(always)]
    pub fn gbadie(&self) -> GBADIE_R {
        GBADIE_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Double Trigger Mode Select"]
    #[inline(always)]
    pub fn dble(&self) -> DBLE_R {
        DBLE_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Trigger Select"]
    #[inline(always)]
    pub fn extrg(&self) -> EXTRG_R {
        EXTRG_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Trigger Start Enable"]
    #[inline(always)]
    pub fn trge(&self) -> TRGE_R {
        TRGE_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - A/D Conversion Operation Mode Select"]
    #[inline(always)]
    pub fn adhsc(&self) -> ADHSC_R {
        ADHSC_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bits 13:14 - Scan Mode Select"]
    #[inline(always)]
    pub fn adcs(&self) -> ADCS_R {
        ADCS_R::new(((self.bits >> 13) & 3) as u8)
    }
    #[doc = "Bit 15 - A/D Conversion Start"]
    #[inline(always)]
    pub fn adst(&self) -> ADST_R {
        ADST_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:4 - Double Trigger Channel SelectThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected."]
    #[inline(always)]
    #[must_use]
    pub fn dblans(&mut self) -> DBLANS_W<0> {
        DBLANS_W::new(self)
    }
    #[doc = "Bit 6 - Group B Scan End Interrupt Enable"]
    #[inline(always)]
    #[must_use]
    pub fn gbadie(&mut self) -> GBADIE_W<6> {
        GBADIE_W::new(self)
    }
    #[doc = "Bit 7 - Double Trigger Mode Select"]
    #[inline(always)]
    #[must_use]
    pub fn dble(&mut self) -> DBLE_W<7> {
        DBLE_W::new(self)
    }
    #[doc = "Bit 8 - Trigger Select"]
    #[inline(always)]
    #[must_use]
    pub fn extrg(&mut self) -> EXTRG_W<8> {
        EXTRG_W::new(self)
    }
    #[doc = "Bit 9 - Trigger Start Enable"]
    #[inline(always)]
    #[must_use]
    pub fn trge(&mut self) -> TRGE_W<9> {
        TRGE_W::new(self)
    }
    #[doc = "Bit 10 - A/D Conversion Operation Mode Select"]
    #[inline(always)]
    #[must_use]
    pub fn adhsc(&mut self) -> ADHSC_W<10> {
        ADHSC_W::new(self)
    }
    #[doc = "Bits 13:14 - Scan Mode Select"]
    #[inline(always)]
    #[must_use]
    pub fn adcs(&mut self) -> ADCS_W<13> {
        ADCS_W::new(self)
    }
    #[doc = "Bit 15 - A/D Conversion Start"]
    #[inline(always)]
    #[must_use]
    pub fn adst(&mut self) -> ADST_W<15> {
        ADST_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "A/D Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [adcsr](index.html) module"]
pub struct ADCSR_SPEC;
impl crate::RegisterSpec for ADCSR_SPEC {
    type Ux = u16;
}
#[doc = "`read()` method returns [adcsr::R](R) reader structure"]
impl crate::Readable for ADCSR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [adcsr::W](W) writer structure"]
impl crate::Writable for ADCSR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ADCSR to value 0"]
impl crate::Resettable for ADCSR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}