1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
#![allow(dead_code)]

use core::ptr;

// TTCレジスタ
#[repr(C)]
pub struct Regs {
    pub clock_control: [u32; 3],
    pub counter_control: [u32; 3],
    pub counter_value: [u32; 3],
    pub interval_counter: [u32; 3],
    pub match_1_counter: [u32; 3],
    pub match_2_counter: [u32; 3],
    pub match_3_counter: [u32; 3],
    pub interrupt_register: [u32; 3],
    pub interrupt_enable: [u32; 3],
    pub event_control_timer: [u32; 3],
    pub event_register: [u32; 3],
}

pub enum Timer {
    Timer1 = 0,
    Timer2 = 1,
    Timer3 = 2,
}

use bitflags::bitflags;

bitflags! {
    pub struct ClockControl: u32 {
        const NONE = 0x00;
        const PRESCALER_ENABLE = 0x01;
        const CLOCK_SOURCE_EXTERNAL = 0x20;
        const EXTERNAL_CLOCK_EDGE_NEGATIVE  = 0x40;
    }
}

impl ClockControl {
    pub fn clear(&mut self) {
        self.bits = 0;
    }
}

bitflags! {
    pub struct CounterControl: u32 {
        const NONE = 0;
        const DISABLE = 0x01;
        const INTERVAL = 0x02;
        const DECREMENT = 0x04;
        const MATCH = 0x08;
        const RESET = 0x10;
        const OUTPUT_WAVEFORM_DISABLE = 0x20;
        const OUTPUT_WAVEFORM_POLARITY = 0x40;
    }
}

impl CounterControl {
    pub fn clear(&mut self) {
        self.bits = 0;
    }
}

bitflags! {
    pub struct Interrupt: u32 {
        const NONE = 0;
        const INTERVAL = 0x01;
        const MATCH1 = 0x02;
        const MATCH2 = 0x04;
        const MATCH3 = 0x08;
        const COUNTER_OVERFLOW = 0x10;
        const EVENT_TIMER_OVERFLOW = 0x20;
    }
}

impl Interrupt {
    pub fn clear(&mut self) {
        self.bits = 0;
    }
}

bitflags! {
    pub struct EventTimerControl: u32 {
        const NONE = 0x00;
        const ENABLE = 0x01;
        const LOW_LEVEL = 0x02;
        const CONTINUES_COUNTING_ON_OVERFLOW = 0x04;
        const TEST_MODE = 0x08;
    }
}

impl EventTimerControl {
    pub fn clear(&mut self) {
        self.bits = 0;
    }
}

pub struct Ttc {
    pub address: usize,
}

impl Ttc {
    pub const fn new(address: usize) -> Self {
        Ttc { address: address }
    }

    pub fn set_base_address(&mut self, address: usize) {
        self.address = address;
    }

    fn take(&self) -> &mut Regs {
        unsafe { &mut *(self.address as *mut Regs) }
    }

    pub fn reset(&self, timer: Timer) {
        let regs = self.take();
        let timer = timer as usize;
        unsafe {
            ptr::write_volatile(&mut regs.counter_control[timer], 0x31); // stop and reset
                                                                         //          ptr::write_volatile(&mut regs.counter_control[timer], 0x21);  // stop
            ptr::read_volatile(&mut regs.interrupt_register[timer]);
        }
    }

    pub fn set_clock_control(&self, timer: Timer, flags: ClockControl, prescale: u32) {
        assert_eq!(prescale & !0xf, 0);
        let regs = self.take();
        unsafe {
            ptr::write_volatile(
                &mut regs.clock_control[timer as usize],
                flags.bits() | (prescale << 1),
            );
        }
    }

    pub fn set_counter_control(&self, timer: Timer, flags: CounterControl) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.counter_control[timer as usize], flags.bits());
        }
    }

    pub fn get_counter_value(&self, timer: Timer) -> u32 {
        let regs = self.take();
        unsafe { ptr::read_volatile(&mut regs.counter_value[timer as usize]) }
    }

    pub fn set_interval_counter(&self, timer: Timer, value: u32) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.interval_counter[timer as usize], value);
        }
    }

    pub fn set_match1_counter(&self, timer: Timer, value: u32) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.match_1_counter[timer as usize], value);
        }
    }
    pub fn set_match2_counter(&self, timer: Timer, value: u32) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.match_2_counter[timer as usize], value);
        }
    }
    pub fn set_match3_counter(&self, timer: Timer, value: u32) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.match_3_counter[timer as usize], value);
        }
    }

    pub fn clear_interrupt(&self, timer: Timer) -> Option<Interrupt> {
        let regs = self.take();
        unsafe {
            let flags = ptr::read_volatile(&mut regs.interrupt_register[timer as usize]); // 読み出すとクリア
            Interrupt::from_bits(flags)
        }
    }

    pub fn enable_interrupt(&self, timer: Timer, flag: Interrupt) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.interrupt_enable[timer as usize], flag.bits());
            // Interrupt enable
        }
    }

    pub fn set_event_timer_control(&self, timer: Timer, flag: EventTimerControl) {
        let regs = self.take();
        unsafe {
            ptr::write_volatile(&mut regs.interrupt_enable[timer as usize], flag.bits());
            // Interrupt enable
        }
    }
}