//! Debug sequences to operate special requirements RISC-V targets.
use RiscvCommunicationInterface;
use Arc;
/// A interface to operate debug sequences for RISC-V targets.
///
/// Should be implemented on a custom handle for chips that require special sequence code.
/// The default sequences that is used for RISC-V chips that do not specify a specific sequence.
);