1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
use super::{check, compile};
#[test]
fn inlined_storage_accesses() {
check(
&format!(
"{}",
compile(
r#"
storage {
x: int,
y: int,
}
predicate foo() {
constraint storage::x! + storage::y! == storage::x'! + storage::y'!;
}
"#,
)
),
expect_test::expect![[r#"
predicate ::foo {
--- Nodes ---
node 0 (,leaf)
Stack(Push(3))
Stack(Reserve)
Stack(Pop)
Stack(Push(0))
Stack(Push(1))
Stack(Push(3))
Memory(Alloc)
Stack(Push(0))
Stack(Store)
Stack(Push(1))
Stack(Push(0))
Stack(Load)
StateRead(KeyRange)
Stack(Push(0))
Stack(Load)
Stack(Push(1))
Alu(Add)
Memory(Load)
Stack(Push(1))
Pred(Eq)
Pred(Not)
TotalControlFlow(PanicIf)
Stack(Push(0))
Stack(Load)
Stack(Push(2))
Alu(Add)
Stack(Push(1))
Memory(LoadRange)
Stack(Push(1))
Stack(Push(1))
Stack(Push(3))
Memory(Alloc)
Stack(Push(0))
Stack(Store)
Stack(Push(1))
Stack(Push(0))
Stack(Load)
StateRead(KeyRange)
Stack(Push(0))
Stack(Load)
Stack(Push(1))
Alu(Add)
Memory(Load)
Stack(Push(1))
Pred(Eq)
Pred(Not)
TotalControlFlow(PanicIf)
Stack(Push(0))
Stack(Load)
Stack(Push(2))
Alu(Add)
Stack(Push(1))
Memory(LoadRange)
Alu(Add)
Stack(Push(0))
Stack(Push(1))
Stack(Push(3))
Memory(Alloc)
Stack(Push(0))
Stack(Store)
Stack(Push(1))
Stack(Push(0))
Stack(Load)
StateRead(PostKeyRange)
Stack(Push(0))
Stack(Load)
Stack(Push(1))
Alu(Add)
Memory(Load)
Stack(Push(1))
Pred(Eq)
Pred(Not)
TotalControlFlow(PanicIf)
Stack(Push(0))
Stack(Load)
Stack(Push(2))
Alu(Add)
Stack(Push(1))
Memory(LoadRange)
Stack(Push(1))
Stack(Push(1))
Stack(Push(3))
Memory(Alloc)
Stack(Push(0))
Stack(Store)
Stack(Push(1))
Stack(Push(0))
Stack(Load)
StateRead(PostKeyRange)
Stack(Push(0))
Stack(Load)
Stack(Push(1))
Alu(Add)
Memory(Load)
Stack(Push(1))
Pred(Eq)
Pred(Not)
TotalControlFlow(PanicIf)
Stack(Push(0))
Stack(Load)
Stack(Push(2))
Alu(Add)
Stack(Push(1))
Memory(LoadRange)
Alu(Add)
Pred(Eq)
Stack(Push(0))
Stack(Store)
Stack(Pop)
Stack(Pop)
}
"#]],
);
}