phytium-mci 0.1.1

A no_std Rust driver for SD/MMC cards on Phytium E2000 series SoCs
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

use super::MCI;
use super::constants::*;
use super::err::*;
use super::mci_data::MCIData;
use super::regs::*;
use log::*;

impl MCI {
    pub(crate) fn pio_write_data(&self, data: &MCIData) -> MCIResult {
        let reg = self.config.reg();
        let wr_times: usize = (data.datalen() / 4) as usize; /* u8 --> u32 */
        let buf = if let Some(buf) = data.buf() {
            buf
        } else {
            return Err(MCIError::NotInit);
        };

        /* write fifo data */
        reg.write_reg(MCICmd::DAT_WRITE);
        for &val in buf.iter().take(wr_times) {
            reg.write_reg(MCIDataReg::from_bits_truncate(val));
        }
        Ok(())
    }

    pub(crate) fn pio_read_data(&self, data: &mut MCIData) -> MCIResult {
        let reg = self.config.reg();
        let datalen = data.datalen();
        let rd_times = (datalen / 4) as usize; /* u8 --> u32 */
        let buf = if let Some(buf) = data.buf_mut() {
            buf
        } else {
            return Err(MCIError::NotInit);
        };

        buf.clear();

        if datalen > MCI_MAX_FIFO_CNT {
            error!(
                "Fifo do not support writing more than 0x{:x}.",
                MCI_MAX_FIFO_CNT
            );
            return Err(MCIError::NotSupport);
        }
        for _i in 0..rd_times {
            buf.push(reg.read_reg::<MCIDataReg>().bits());
        }
        Ok(())
    }
}