1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
/*******************************************************************************
* Copyright 2021 Intel Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/
#ifndef CPU_X64_RNN_BRGEMM_CELL_COMMON_REORDERS_HPP
#define CPU_X64_RNN_BRGEMM_CELL_COMMON_REORDERS_HPP
#include "cpu/x64/jit_brgemm_transpose_utils.hpp"
#include "cpu/x64/rnn/jit_brgemm_transpose_single_row.hpp"
namespace dnnl {
namespace impl {
namespace cpu {
namespace rnn_utils {
struct rnn_conf_t;
}
namespace x64 {
struct src_layer_iter_transpose_t {
src_layer_iter_transpose_t(const int src_ld, const int dst_ld,
const int rows, const int cols,
jit_brgemm_trans_src_t *const kernel_transpose);
template <typename Dt>
void execute(const Dt *src, Dt *dst) const;
private:
const int src_ld_;
const int dst_ld_;
const int src_rows_;
const int src_cols_;
jit_brgemm_trans_src_t *const kernel_transpose_;
};
} // namespace x64
} // namespace cpu
} // namespace impl
} // namespace dnnl
#endif