msp430f6736 0.1.3

Peripheral access API for MSP430f6736 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

#[doc = "Register `UCA1ABCTL` reader"]
pub struct R(crate::R<UCA1ABCTL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<UCA1ABCTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<UCA1ABCTL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<UCA1ABCTL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `UCA1ABCTL` writer"]
pub struct W(crate::W<UCA1ABCTL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<UCA1ABCTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<UCA1ABCTL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<UCA1ABCTL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `UCABDEN` reader - Auto Baud Rate detect enable"]
pub type UCABDEN_R = crate::BitReader<bool>;
#[doc = "Field `UCABDEN` writer - Auto Baud Rate detect enable"]
pub type UCABDEN_W<'a> = crate::BitWriter<'a, u8, UCA1ABCTL_SPEC, bool, 0>;
#[doc = "Field `UCBTOE` reader - Break Timeout error"]
pub type UCBTOE_R = crate::BitReader<bool>;
#[doc = "Field `UCBTOE` writer - Break Timeout error"]
pub type UCBTOE_W<'a> = crate::BitWriter<'a, u8, UCA1ABCTL_SPEC, bool, 2>;
#[doc = "Field `UCSTOE` reader - Sync-Field Timeout error"]
pub type UCSTOE_R = crate::BitReader<bool>;
#[doc = "Field `UCSTOE` writer - Sync-Field Timeout error"]
pub type UCSTOE_W<'a> = crate::BitWriter<'a, u8, UCA1ABCTL_SPEC, bool, 3>;
#[doc = "Field `UCDELIM0` reader - Break Sync Delimiter 0"]
pub type UCDELIM0_R = crate::BitReader<bool>;
#[doc = "Field `UCDELIM0` writer - Break Sync Delimiter 0"]
pub type UCDELIM0_W<'a> = crate::BitWriter<'a, u8, UCA1ABCTL_SPEC, bool, 4>;
#[doc = "Field `UCDELIM1` reader - Break Sync Delimiter 1"]
pub type UCDELIM1_R = crate::BitReader<bool>;
#[doc = "Field `UCDELIM1` writer - Break Sync Delimiter 1"]
pub type UCDELIM1_W<'a> = crate::BitWriter<'a, u8, UCA1ABCTL_SPEC, bool, 5>;
impl R {
    #[doc = "Bit 0 - Auto Baud Rate detect enable"]
    #[inline(always)]
    pub fn ucabden(&self) -> UCABDEN_R {
        UCABDEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 2 - Break Timeout error"]
    #[inline(always)]
    pub fn ucbtoe(&self) -> UCBTOE_R {
        UCBTOE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Sync-Field Timeout error"]
    #[inline(always)]
    pub fn ucstoe(&self) -> UCSTOE_R {
        UCSTOE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Break Sync Delimiter 0"]
    #[inline(always)]
    pub fn ucdelim0(&self) -> UCDELIM0_R {
        UCDELIM0_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Break Sync Delimiter 1"]
    #[inline(always)]
    pub fn ucdelim1(&self) -> UCDELIM1_R {
        UCDELIM1_R::new(((self.bits >> 5) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Auto Baud Rate detect enable"]
    #[inline(always)]
    pub fn ucabden(&mut self) -> UCABDEN_W {
        UCABDEN_W::new(self)
    }
    #[doc = "Bit 2 - Break Timeout error"]
    #[inline(always)]
    pub fn ucbtoe(&mut self) -> UCBTOE_W {
        UCBTOE_W::new(self)
    }
    #[doc = "Bit 3 - Sync-Field Timeout error"]
    #[inline(always)]
    pub fn ucstoe(&mut self) -> UCSTOE_W {
        UCSTOE_W::new(self)
    }
    #[doc = "Bit 4 - Break Sync Delimiter 0"]
    #[inline(always)]
    pub fn ucdelim0(&mut self) -> UCDELIM0_W {
        UCDELIM0_W::new(self)
    }
    #[doc = "Bit 5 - Break Sync Delimiter 1"]
    #[inline(always)]
    pub fn ucdelim1(&mut self) -> UCDELIM1_W {
        UCDELIM1_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "USCI A1 LIN Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [uca1abctl](index.html) module"]
pub struct UCA1ABCTL_SPEC;
impl crate::RegisterSpec for UCA1ABCTL_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [uca1abctl::R](R) reader structure"]
impl crate::Readable for UCA1ABCTL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [uca1abctl::W](W) writer structure"]
impl crate::Writable for UCA1ABCTL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets UCA1ABCTL to value 0"]
impl crate::Resettable for UCA1ABCTL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}