1 2 3 4 5 6 7 8 9
`include "include.svh" module test; logic d, q, clk_i, rst_ni; `FF(q, d, '0) endmodule