moondancer-pac 0.2.2

A peripheral access crate for the Cynthion Moondancer SoC
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

//! Register access functions for RISC-V system registers.

macro_rules! read_csr {
    ($csr_number:literal) => {
        #[inline]
        unsafe fn _read() -> usize {
            match () {
                () => {
                    let r: usize;
                    core::arch::asm!(concat!("csrrs {0}, ", stringify!($csr_number), ", x0"), out(reg) r);
                    r
                }
            }
        }
    };
}
pub(crate) use read_csr;

macro_rules! write_csr {
    ($csr_number:literal) => {
        #[inline]
        #[allow(unused_variables)]
        unsafe fn _write(bits: usize) {
            match () {
                () => core::arch::asm!(concat!("csrrw x0, ", stringify!($csr_number), ", {0}"), in(reg) bits),
            }
        }
    };
}
pub(crate) use write_csr;

macro_rules! read_csr_as_usize {
    ($csr_number:literal) => {
        crate::macros::read_csr!($csr_number);

        #[inline]
        #[allow(clippy::must_use_candidate)]
        pub fn read() -> usize {
            unsafe { _read() }
        }
    };
}
pub(crate) use read_csr_as_usize;

macro_rules! write_csr_as_usize {
    ($csr_number:literal) => {
        crate::macros::write_csr!($csr_number);

        #[inline]
        pub fn write(bits: usize) {
            unsafe { _write(bits) }
        }
    };
}
pub(crate) use write_csr_as_usize;