1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
# SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: Apache-2.0
"""Accelerator backend boundary for device-specific operations."""
=
"""Boundary for torch device control and accelerator capabilities."""
"""Backend family name for logs and capability policy, for example ``cuda``."""
...
"""Torch device type used to construct tensors, which may differ from ``name``."""
...
"""NIXL memory segment for accelerator memory."""
...
"""Make ``device_id`` current for this backend."""
...
"""Return the current local device ordinal."""
...
"""Synchronize backend work on ``device_id`` or the current device."""
...
"""Release backend allocator cache where supported."""
...
"""Return a torch device object for ``device_id``."""
...
"""Return whether ``tensor`` lives on this backend's accelerator memory."""
...
"""Return whether this backend supports NIXL RDMA P2P transfers."""
...
"""Return whether allocation-level NIXL pool registration is supported."""
...
"""Return whether the CUDA VMM arena fast path is supported."""
...
"""Return whether GPUDirect Storage loading is supported."""
...