mimxrt685s-pac 0.5.0

Peripheral Access Crate for MIMXRT685s devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130

#[doc = "Register `DSPCPUCLKSELB` reader"]
pub type R = crate::R<DspcpuclkselbSpec>;
#[doc = "Register `DSPCPUCLKSELB` writer"]
pub type W = crate::W<DspcpuclkselbSpec>;
#[doc = "Main Clock Source Selection. . .\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Sel {
    #[doc = "0: MAINCLKSELA 1st Stage Clock."]
    Main1stClk = 0,
    #[doc = "1: Main System PLL Clock."]
    MainPllClk = 1,
    #[doc = "2: DSP System PLL Clock."]
    DspPllClk = 2,
    #[doc = "3: RTC 32KHz Clock."]
    Rtc32kClk = 3,
}
impl From<Sel> for u8 {
    #[inline(always)]
    fn from(variant: Sel) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Sel {
    type Ux = u8;
}
impl crate::IsEnum for Sel {}
#[doc = "Field `SEL` reader - Main Clock Source Selection. . ."]
pub type SelR = crate::FieldReader<Sel>;
impl SelR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Sel {
        match self.bits {
            0 => Sel::Main1stClk,
            1 => Sel::MainPllClk,
            2 => Sel::DspPllClk,
            3 => Sel::Rtc32kClk,
            _ => unreachable!(),
        }
    }
    #[doc = "MAINCLKSELA 1st Stage Clock."]
    #[inline(always)]
    pub fn is_main_1st_clk(&self) -> bool {
        *self == Sel::Main1stClk
    }
    #[doc = "Main System PLL Clock."]
    #[inline(always)]
    pub fn is_main_pll_clk(&self) -> bool {
        *self == Sel::MainPllClk
    }
    #[doc = "DSP System PLL Clock."]
    #[inline(always)]
    pub fn is_dsp_pll_clk(&self) -> bool {
        *self == Sel::DspPllClk
    }
    #[doc = "RTC 32KHz Clock."]
    #[inline(always)]
    pub fn is_rtc_32k_clk(&self) -> bool {
        *self == Sel::Rtc32kClk
    }
}
#[doc = "Field `SEL` writer - Main Clock Source Selection. . ."]
pub type SelW<'a, REG> = crate::FieldWriter<'a, REG, 2, Sel, crate::Safe>;
impl<'a, REG> SelW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "MAINCLKSELA 1st Stage Clock."]
    #[inline(always)]
    pub fn main_1st_clk(self) -> &'a mut crate::W<REG> {
        self.variant(Sel::Main1stClk)
    }
    #[doc = "Main System PLL Clock."]
    #[inline(always)]
    pub fn main_pll_clk(self) -> &'a mut crate::W<REG> {
        self.variant(Sel::MainPllClk)
    }
    #[doc = "DSP System PLL Clock."]
    #[inline(always)]
    pub fn dsp_pll_clk(self) -> &'a mut crate::W<REG> {
        self.variant(Sel::DspPllClk)
    }
    #[doc = "RTC 32KHz Clock."]
    #[inline(always)]
    pub fn rtc_32k_clk(self) -> &'a mut crate::W<REG> {
        self.variant(Sel::Rtc32kClk)
    }
}
impl R {
    #[doc = "Bits 0:1 - Main Clock Source Selection. . ."]
    #[inline(always)]
    pub fn sel(&self) -> SelR {
        SelR::new((self.bits & 3) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DSPCPUCLKSELB")
            .field("sel", &self.sel())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:1 - Main Clock Source Selection. . ."]
    #[inline(always)]
    pub fn sel(&mut self) -> SelW<DspcpuclkselbSpec> {
        SelW::new(self, 0)
    }
}
#[doc = "DSP clock selection B\n\nYou can [`read`](crate::Reg::read) this register and get [`dspcpuclkselb::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dspcpuclkselb::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DspcpuclkselbSpec;
impl crate::RegisterSpec for DspcpuclkselbSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dspcpuclkselb::R`](R) reader structure"]
impl crate::Readable for DspcpuclkselbSpec {}
#[doc = "`write(|w| ..)` method takes [`dspcpuclkselb::W`](W) writer structure"]
impl crate::Writable for DspcpuclkselbSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DSPCPUCLKSELB to value 0"]
impl crate::Resettable for DspcpuclkselbSpec {
    const RESET_VALUE: u32 = 0;
}