mimxrt595s 0.5.0

Peripheral access crate (PAC) for NXP i.MX RT595S microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141

#[doc = "Register `MWMSG_SDR_CONTROL` writer"]
pub struct W(crate::W<MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Direction\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DIR_AW {
    #[doc = "0: Write"]
    WRITE = 0,
    #[doc = "1: Read"]
    READ = 1,
}
impl From<DIR_AW> for bool {
    #[inline(always)]
    fn from(variant: DIR_AW) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `DIR` writer - Direction"]
pub type DIR_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC, DIR_AW, O>;
impl<'a, const O: u8> DIR_W<'a, O> {
    #[doc = "Write"]
    #[inline(always)]
    pub fn write(self) -> &'a mut W {
        self.variant(DIR_AW::WRITE)
    }
    #[doc = "Read"]
    #[inline(always)]
    pub fn read(self) -> &'a mut W {
        self.variant(DIR_AW::READ)
    }
}
#[doc = "Field `ADDR` writer - Address to be written to"]
pub type ADDR_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC, u8, u8, 7, O>;
#[doc = "Field `END` writer - End of SDR message"]
pub type END_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC, bool, O>;
#[doc = "I2C\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum I2C_AW {
    #[doc = "0: I3C message"]
    I3CMESSAGE = 0,
    #[doc = "1: I2C message"]
    I2CMESSAGE = 1,
}
impl From<I2C_AW> for bool {
    #[inline(always)]
    fn from(variant: I2C_AW) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `I2C` writer - I2C"]
pub type I2C_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC, I2C_AW, O>;
impl<'a, const O: u8> I2C_W<'a, O> {
    #[doc = "I3C message"]
    #[inline(always)]
    pub fn i3cmessage(self) -> &'a mut W {
        self.variant(I2C_AW::I3CMESSAGE)
    }
    #[doc = "I2C message"]
    #[inline(always)]
    pub fn i2cmessage(self) -> &'a mut W {
        self.variant(I2C_AW::I2CMESSAGE)
    }
}
#[doc = "Field `LEN` writer - Length"]
pub type LEN_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC, u8, u8, 5, O>;
impl W {
    #[doc = "Bit 0 - Direction"]
    #[inline(always)]
    #[must_use]
    pub fn dir(&mut self) -> DIR_W<0> {
        DIR_W::new(self)
    }
    #[doc = "Bits 1:7 - Address to be written to"]
    #[inline(always)]
    #[must_use]
    pub fn addr(&mut self) -> ADDR_W<1> {
        ADDR_W::new(self)
    }
    #[doc = "Bit 8 - End of SDR message"]
    #[inline(always)]
    #[must_use]
    pub fn end(&mut self) -> END_W<8> {
        END_W::new(self)
    }
    #[doc = "Bit 10 - I2C"]
    #[inline(always)]
    #[must_use]
    pub fn i2c(&mut self) -> I2C_W<10> {
        I2C_W::new(self)
    }
    #[doc = "Bits 11:15 - Length"]
    #[inline(always)]
    #[must_use]
    pub fn len(&mut self) -> LEN_W<11> {
        LEN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Master Write Message in SDR mode\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mwmsg_sdr_mwmsg_sdr_control](index.html) module"]
pub struct MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC;
impl crate::RegisterSpec for MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [mwmsg_sdr_mwmsg_sdr_control::W](W) writer structure"]
impl crate::Writable for MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets MWMSG_SDR_CONTROL to value 0"]
impl crate::Resettable for MWMSG_SDR_MWMSG_SDR_CONTROL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}