1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263

#[doc = "Register `SDIO1FCLKDIV` reader"]
pub struct R(crate::R<SDIO1FCLKDIV_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SDIO1FCLKDIV_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SDIO1FCLKDIV_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SDIO1FCLKDIV_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SDIO1FCLKDIV` writer"]
pub struct W(crate::W<SDIO1FCLKDIV_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SDIO1FCLKDIV_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SDIO1FCLKDIV_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SDIO1FCLKDIV_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DIV` reader - Clock Divider Value Selection"]
pub type DIV_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DIV` writer - Clock Divider Value Selection"]
pub type DIV_W<'a, const O: u8> = crate::FieldWriter<'a, u32, SDIO1FCLKDIV_SPEC, u8, u8, 8, O>;
#[doc = "Field `RESET` reader - Reset the Divider Counter"]
pub type RESET_R = crate::BitReader<RESET_A>;
#[doc = "Reset the Divider Counter\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RESET_A {
    #[doc = "0: No effect"]
    DIVIDER_COUNTER_NOT_RESET = 0,
    #[doc = "1: Reset the Divider Counter"]
    DIVIDER_COUNTER_RESET = 1,
}
impl From<RESET_A> for bool {
    #[inline(always)]
    fn from(variant: RESET_A) -> Self {
        variant as u8 != 0
    }
}
impl RESET_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RESET_A {
        match self.bits {
            false => RESET_A::DIVIDER_COUNTER_NOT_RESET,
            true => RESET_A::DIVIDER_COUNTER_RESET,
        }
    }
    #[doc = "Checks if the value of the field is `DIVIDER_COUNTER_NOT_RESET`"]
    #[inline(always)]
    pub fn is_divider_counter_not_reset(&self) -> bool {
        *self == RESET_A::DIVIDER_COUNTER_NOT_RESET
    }
    #[doc = "Checks if the value of the field is `DIVIDER_COUNTER_RESET`"]
    #[inline(always)]
    pub fn is_divider_counter_reset(&self) -> bool {
        *self == RESET_A::DIVIDER_COUNTER_RESET
    }
}
#[doc = "Field `RESET` writer - Reset the Divider Counter"]
pub type RESET_W<'a, const O: u8> = crate::BitWriter<'a, u32, SDIO1FCLKDIV_SPEC, RESET_A, O>;
impl<'a, const O: u8> RESET_W<'a, O> {
    #[doc = "No effect"]
    #[inline(always)]
    pub fn divider_counter_not_reset(self) -> &'a mut W {
        self.variant(RESET_A::DIVIDER_COUNTER_NOT_RESET)
    }
    #[doc = "Reset the Divider Counter"]
    #[inline(always)]
    pub fn divider_counter_reset(self) -> &'a mut W {
        self.variant(RESET_A::DIVIDER_COUNTER_RESET)
    }
}
#[doc = "Field `HALT` reader - Halt the Divider Counter"]
pub type HALT_R = crate::BitReader<HALT_A>;
#[doc = "Halt the Divider Counter\n\nValue on reset: 1"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum HALT_A {
    #[doc = "0: No effect"]
    DIVIDER_COUNTER_NOT_HALT = 0,
    #[doc = "1: Halt (stop) the Divider Counter"]
    DIVIDER_COUNTER_HALT = 1,
}
impl From<HALT_A> for bool {
    #[inline(always)]
    fn from(variant: HALT_A) -> Self {
        variant as u8 != 0
    }
}
impl HALT_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HALT_A {
        match self.bits {
            false => HALT_A::DIVIDER_COUNTER_NOT_HALT,
            true => HALT_A::DIVIDER_COUNTER_HALT,
        }
    }
    #[doc = "Checks if the value of the field is `DIVIDER_COUNTER_NOT_HALT`"]
    #[inline(always)]
    pub fn is_divider_counter_not_halt(&self) -> bool {
        *self == HALT_A::DIVIDER_COUNTER_NOT_HALT
    }
    #[doc = "Checks if the value of the field is `DIVIDER_COUNTER_HALT`"]
    #[inline(always)]
    pub fn is_divider_counter_halt(&self) -> bool {
        *self == HALT_A::DIVIDER_COUNTER_HALT
    }
}
#[doc = "Field `HALT` writer - Halt the Divider Counter"]
pub type HALT_W<'a, const O: u8> = crate::BitWriter<'a, u32, SDIO1FCLKDIV_SPEC, HALT_A, O>;
impl<'a, const O: u8> HALT_W<'a, O> {
    #[doc = "No effect"]
    #[inline(always)]
    pub fn divider_counter_not_halt(self) -> &'a mut W {
        self.variant(HALT_A::DIVIDER_COUNTER_NOT_HALT)
    }
    #[doc = "Halt (stop) the Divider Counter"]
    #[inline(always)]
    pub fn divider_counter_halt(self) -> &'a mut W {
        self.variant(HALT_A::DIVIDER_COUNTER_HALT)
    }
}
#[doc = "Field `REQFLAG` reader - Divider status flag"]
pub type REQFLAG_R = crate::BitReader<REQFLAG_A>;
#[doc = "Divider status flag\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum REQFLAG_A {
    #[doc = "0: The change to the divider value has finished"]
    DIVIDER_READY = 0,
    #[doc = "1: A change is being made to the divider value"]
    DIVIDER_NOT_READY = 1,
}
impl From<REQFLAG_A> for bool {
    #[inline(always)]
    fn from(variant: REQFLAG_A) -> Self {
        variant as u8 != 0
    }
}
impl REQFLAG_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> REQFLAG_A {
        match self.bits {
            false => REQFLAG_A::DIVIDER_READY,
            true => REQFLAG_A::DIVIDER_NOT_READY,
        }
    }
    #[doc = "Checks if the value of the field is `DIVIDER_READY`"]
    #[inline(always)]
    pub fn is_divider_ready(&self) -> bool {
        *self == REQFLAG_A::DIVIDER_READY
    }
    #[doc = "Checks if the value of the field is `DIVIDER_NOT_READY`"]
    #[inline(always)]
    pub fn is_divider_not_ready(&self) -> bool {
        *self == REQFLAG_A::DIVIDER_NOT_READY
    }
}
#[doc = "Field `REQFLAG` writer - Divider status flag"]
pub type REQFLAG_W<'a, const O: u8> = crate::BitWriter<'a, u32, SDIO1FCLKDIV_SPEC, REQFLAG_A, O>;
impl<'a, const O: u8> REQFLAG_W<'a, O> {
    #[doc = "The change to the divider value has finished"]
    #[inline(always)]
    pub fn divider_ready(self) -> &'a mut W {
        self.variant(REQFLAG_A::DIVIDER_READY)
    }
    #[doc = "A change is being made to the divider value"]
    #[inline(always)]
    pub fn divider_not_ready(self) -> &'a mut W {
        self.variant(REQFLAG_A::DIVIDER_NOT_READY)
    }
}
impl R {
    #[doc = "Bits 0:7 - Clock Divider Value Selection"]
    #[inline(always)]
    pub fn div(&self) -> DIV_R {
        DIV_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bit 29 - Reset the Divider Counter"]
    #[inline(always)]
    pub fn reset(&self) -> RESET_R {
        RESET_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Halt the Divider Counter"]
    #[inline(always)]
    pub fn halt(&self) -> HALT_R {
        HALT_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Divider status flag"]
    #[inline(always)]
    pub fn reqflag(&self) -> REQFLAG_R {
        REQFLAG_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:7 - Clock Divider Value Selection"]
    #[inline(always)]
    #[must_use]
    pub fn div(&mut self) -> DIV_W<0> {
        DIV_W::new(self)
    }
    #[doc = "Bit 29 - Reset the Divider Counter"]
    #[inline(always)]
    #[must_use]
    pub fn reset(&mut self) -> RESET_W<29> {
        RESET_W::new(self)
    }
    #[doc = "Bit 30 - Halt the Divider Counter"]
    #[inline(always)]
    #[must_use]
    pub fn halt(&mut self) -> HALT_W<30> {
        HALT_W::new(self)
    }
    #[doc = "Bit 31 - Divider status flag"]
    #[inline(always)]
    #[must_use]
    pub fn reqflag(&mut self) -> REQFLAG_W<31> {
        REQFLAG_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "SDIO1 Functional Clock Divider\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sdio1fclkdiv](index.html) module"]
pub struct SDIO1FCLKDIV_SPEC;
impl crate::RegisterSpec for SDIO1FCLKDIV_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sdio1fclkdiv::R](R) reader structure"]
impl crate::Readable for SDIO1FCLKDIV_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sdio1fclkdiv::W](W) writer structure"]
impl crate::Writable for SDIO1FCLKDIV_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets SDIO1FCLKDIV to value 0x4000_0000"]
impl crate::Resettable for SDIO1FCLKDIV_SPEC {
    const RESET_VALUE: Self::Ux = 0x4000_0000;
}