mem-barrier 0.1.1

Cross-architecture, no-std memory barriers.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

cfg_select! {
    target_arch = "aarch64" => {
        mod aarch64;
        pub use self::aarch64::*;
    }
    any(target_arch = "riscv32", target_arch = "riscv64") => {
        mod riscv;
        pub use self::riscv::*;
    }
    any(target_arch = "x86", target_arch = "x86_64") => {
        mod x86;
        pub use self::x86::*;
    }
}

pub enum CpuBarrierKind {
    Mmio,
    Smp,
    Dma,
}