mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

#[doc = "Register `LP_CFG1` reader"]
pub type R = crate::R<LpCfg1Spec>;
#[doc = "Register `LP_CFG1` writer"]
pub type W = crate::W<LpCfg1Spec>;
#[doc = "Field `SOC_CNTRL` reader - Low-Power Configuration Chip Control"]
pub type SocCntrlR = crate::FieldReader<u32>;
#[doc = "Field `SOC_CNTRL` writer - Low-Power Configuration Chip Control"]
pub type SocCntrlW<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    #[doc = "Bits 0:31 - Low-Power Configuration Chip Control"]
    #[inline(always)]
    pub fn soc_cntrl(&self) -> SocCntrlR {
        SocCntrlR::new(self.bits)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LP_CFG1").field("soc_cntrl", &self.soc_cntrl()).finish()
    }
}
impl W {
    #[doc = "Bits 0:31 - Low-Power Configuration Chip Control"]
    #[inline(always)]
    pub fn soc_cntrl(&mut self) -> SocCntrlW<'_, LpCfg1Spec> {
        SocCntrlW::new(self, 0)
    }
}
#[doc = "Low Power Mode Configuration 1\n\nYou can [`read`](crate::Reg::read) this register and get [`lp_cfg1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`lp_cfg1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct LpCfg1Spec;
impl crate::RegisterSpec for LpCfg1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`lp_cfg1::R`](R) reader structure"]
impl crate::Readable for LpCfg1Spec {}
#[doc = "`write(|w| ..)` method takes [`lp_cfg1::W`](W) writer structure"]
impl crate::Writable for LpCfg1Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets LP_CFG1 to value 0x02"]
impl crate::Resettable for LpCfg1Spec {
    const RESET_VALUE: u32 = 0x02;
}