mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

#[doc = "Register `PKC_ACCESS_ERR_CLR` writer"]
pub type W = crate::W<PkcAccessErrClrSpec>;
#[doc = "Field `ERR_CLR` writer - Write 1 to reset PKC_ACCESS_ERR SFR."]
pub type ErrClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "debug")]
impl core::fmt::Debug for crate::generic::Reg<PkcAccessErrClrSpec> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Bit 0 - Write 1 to reset PKC_ACCESS_ERR SFR."]
    #[inline(always)]
    pub fn err_clr(&mut self) -> ErrClrW<'_, PkcAccessErrClrSpec> {
        ErrClrW::new(self, 0)
    }
}
#[doc = "Clear Access Error\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pkc_access_err_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PkcAccessErrClrSpec;
impl crate::RegisterSpec for PkcAccessErrClrSpec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`pkc_access_err_clr::W`](W) writer structure"]
impl crate::Writable for PkcAccessErrClrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets PKC_ACCESS_ERR_CLR to value 0"]
impl crate::Resettable for PkcAccessErrClrSpec {}