mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
#[doc = "Register `MODIR` reader"]
pub type R = crate::R<ModirSpec>;
#[doc = "Register `MODIR` writer"]
pub type W = crate::W<ModirSpec>;
#[doc = "Transmitter CTS Enable\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Txctse {
    #[doc = "0: Disable"]
    Disabled = 0,
    #[doc = "1: Enable"]
    Enabled = 1,
}
impl From<Txctse> for bool {
    #[inline(always)]
    fn from(variant: Txctse) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TXCTSE` reader - Transmitter CTS Enable"]
pub type TxctseR = crate::BitReader<Txctse>;
impl TxctseR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Txctse {
        match self.bits {
            false => Txctse::Disabled,
            true => Txctse::Enabled,
        }
    }
    #[doc = "Disable"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == Txctse::Disabled
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == Txctse::Enabled
    }
}
#[doc = "Field `TXCTSE` writer - Transmitter CTS Enable"]
pub type TxctseW<'a, REG> = crate::BitWriter<'a, REG, Txctse>;
impl<'a, REG> TxctseW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(Txctse::Disabled)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(Txctse::Enabled)
    }
}
#[doc = "Transmitter RTS Enable\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Txrtse {
    #[doc = "0: Disable"]
    Disabled = 0,
    #[doc = "1: Enable"]
    Enabled = 1,
}
impl From<Txrtse> for bool {
    #[inline(always)]
    fn from(variant: Txrtse) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TXRTSE` reader - Transmitter RTS Enable"]
pub type TxrtseR = crate::BitReader<Txrtse>;
impl TxrtseR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Txrtse {
        match self.bits {
            false => Txrtse::Disabled,
            true => Txrtse::Enabled,
        }
    }
    #[doc = "Disable"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == Txrtse::Disabled
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == Txrtse::Enabled
    }
}
#[doc = "Field `TXRTSE` writer - Transmitter RTS Enable"]
pub type TxrtseW<'a, REG> = crate::BitWriter<'a, REG, Txrtse>;
impl<'a, REG> TxrtseW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(Txrtse::Disabled)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(Txrtse::Enabled)
    }
}
#[doc = "Transmitter RTS Polarity\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Txrtspol {
    #[doc = "0: Active low"]
    Low = 0,
    #[doc = "1: Active high"]
    High = 1,
}
impl From<Txrtspol> for bool {
    #[inline(always)]
    fn from(variant: Txrtspol) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TXRTSPOL` reader - Transmitter RTS Polarity"]
pub type TxrtspolR = crate::BitReader<Txrtspol>;
impl TxrtspolR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Txrtspol {
        match self.bits {
            false => Txrtspol::Low,
            true => Txrtspol::High,
        }
    }
    #[doc = "Active low"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == Txrtspol::Low
    }
    #[doc = "Active high"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == Txrtspol::High
    }
}
#[doc = "Field `TXRTSPOL` writer - Transmitter RTS Polarity"]
pub type TxrtspolW<'a, REG> = crate::BitWriter<'a, REG, Txrtspol>;
impl<'a, REG> TxrtspolW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Active low"]
    #[inline(always)]
    pub fn low(self) -> &'a mut crate::W<REG> {
        self.variant(Txrtspol::Low)
    }
    #[doc = "Active high"]
    #[inline(always)]
    pub fn high(self) -> &'a mut crate::W<REG> {
        self.variant(Txrtspol::High)
    }
}
#[doc = "Receiver RTS Enable\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Rxrtse {
    #[doc = "0: Disable"]
    Disabled = 0,
    #[doc = "1: Enable"]
    Enabled = 1,
}
impl From<Rxrtse> for bool {
    #[inline(always)]
    fn from(variant: Rxrtse) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RXRTSE` reader - Receiver RTS Enable"]
pub type RxrtseR = crate::BitReader<Rxrtse>;
impl RxrtseR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Rxrtse {
        match self.bits {
            false => Rxrtse::Disabled,
            true => Rxrtse::Enabled,
        }
    }
    #[doc = "Disable"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == Rxrtse::Disabled
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == Rxrtse::Enabled
    }
}
#[doc = "Field `RXRTSE` writer - Receiver RTS Enable"]
pub type RxrtseW<'a, REG> = crate::BitWriter<'a, REG, Rxrtse>;
impl<'a, REG> RxrtseW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(Rxrtse::Disabled)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(Rxrtse::Enabled)
    }
}
#[doc = "Transmit CTS Configuration\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Txctsc {
    #[doc = "0: Sampled at the start of each character"]
    Start = 0,
    #[doc = "1: Sampled when the transmitter is idle"]
    Idle = 1,
}
impl From<Txctsc> for bool {
    #[inline(always)]
    fn from(variant: Txctsc) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TXCTSC` reader - Transmit CTS Configuration"]
pub type TxctscR = crate::BitReader<Txctsc>;
impl TxctscR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Txctsc {
        match self.bits {
            false => Txctsc::Start,
            true => Txctsc::Idle,
        }
    }
    #[doc = "Sampled at the start of each character"]
    #[inline(always)]
    pub fn is_start(&self) -> bool {
        *self == Txctsc::Start
    }
    #[doc = "Sampled when the transmitter is idle"]
    #[inline(always)]
    pub fn is_idle(&self) -> bool {
        *self == Txctsc::Idle
    }
}
#[doc = "Field `TXCTSC` writer - Transmit CTS Configuration"]
pub type TxctscW<'a, REG> = crate::BitWriter<'a, REG, Txctsc>;
impl<'a, REG> TxctscW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Sampled at the start of each character"]
    #[inline(always)]
    pub fn start(self) -> &'a mut crate::W<REG> {
        self.variant(Txctsc::Start)
    }
    #[doc = "Sampled when the transmitter is idle"]
    #[inline(always)]
    pub fn idle(self) -> &'a mut crate::W<REG> {
        self.variant(Txctsc::Idle)
    }
}
#[doc = "Transmit CTS Source\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Txctssrc {
    #[doc = "0: The CTS_B pin"]
    Cts = 0,
    #[doc = "1: An internal connection to the receiver address match result"]
    Match = 1,
}
impl From<Txctssrc> for bool {
    #[inline(always)]
    fn from(variant: Txctssrc) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `TXCTSSRC` reader - Transmit CTS Source"]
pub type TxctssrcR = crate::BitReader<Txctssrc>;
impl TxctssrcR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Txctssrc {
        match self.bits {
            false => Txctssrc::Cts,
            true => Txctssrc::Match,
        }
    }
    #[doc = "The CTS_B pin"]
    #[inline(always)]
    pub fn is_cts(&self) -> bool {
        *self == Txctssrc::Cts
    }
    #[doc = "An internal connection to the receiver address match result"]
    #[inline(always)]
    pub fn is_match(&self) -> bool {
        *self == Txctssrc::Match
    }
}
#[doc = "Field `TXCTSSRC` writer - Transmit CTS Source"]
pub type TxctssrcW<'a, REG> = crate::BitWriter<'a, REG, Txctssrc>;
impl<'a, REG> TxctssrcW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "The CTS_B pin"]
    #[inline(always)]
    pub fn cts(self) -> &'a mut crate::W<REG> {
        self.variant(Txctssrc::Cts)
    }
    #[doc = "An internal connection to the receiver address match result"]
    #[inline(always)]
    pub fn match_(self) -> &'a mut crate::W<REG> {
        self.variant(Txctssrc::Match)
    }
}
#[doc = "Field `RTSWATER` reader - Receive RTS Configuration"]
pub type RtswaterR = crate::FieldReader;
#[doc = "Field `RTSWATER` writer - Receive RTS Configuration"]
pub type RtswaterW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Transmitter Narrow Pulse\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Tnp {
    #[doc = "0: 1 / OSR"]
    OneSample = 0,
    #[doc = "1: 2 / OSR"]
    TwoSample = 1,
    #[doc = "2: 3 / OSR"]
    ThreeSample = 2,
    #[doc = "3: 4 / OSR"]
    FourSample = 3,
}
impl From<Tnp> for u8 {
    #[inline(always)]
    fn from(variant: Tnp) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Tnp {
    type Ux = u8;
}
impl crate::IsEnum for Tnp {}
#[doc = "Field `TNP` reader - Transmitter Narrow Pulse"]
pub type TnpR = crate::FieldReader<Tnp>;
impl TnpR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Tnp {
        match self.bits {
            0 => Tnp::OneSample,
            1 => Tnp::TwoSample,
            2 => Tnp::ThreeSample,
            3 => Tnp::FourSample,
            _ => unreachable!(),
        }
    }
    #[doc = "1 / OSR"]
    #[inline(always)]
    pub fn is_one_sample(&self) -> bool {
        *self == Tnp::OneSample
    }
    #[doc = "2 / OSR"]
    #[inline(always)]
    pub fn is_two_sample(&self) -> bool {
        *self == Tnp::TwoSample
    }
    #[doc = "3 / OSR"]
    #[inline(always)]
    pub fn is_three_sample(&self) -> bool {
        *self == Tnp::ThreeSample
    }
    #[doc = "4 / OSR"]
    #[inline(always)]
    pub fn is_four_sample(&self) -> bool {
        *self == Tnp::FourSample
    }
}
#[doc = "Field `TNP` writer - Transmitter Narrow Pulse"]
pub type TnpW<'a, REG> = crate::FieldWriter<'a, REG, 2, Tnp, crate::Safe>;
impl<'a, REG> TnpW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "1 / OSR"]
    #[inline(always)]
    pub fn one_sample(self) -> &'a mut crate::W<REG> {
        self.variant(Tnp::OneSample)
    }
    #[doc = "2 / OSR"]
    #[inline(always)]
    pub fn two_sample(self) -> &'a mut crate::W<REG> {
        self.variant(Tnp::TwoSample)
    }
    #[doc = "3 / OSR"]
    #[inline(always)]
    pub fn three_sample(self) -> &'a mut crate::W<REG> {
        self.variant(Tnp::ThreeSample)
    }
    #[doc = "4 / OSR"]
    #[inline(always)]
    pub fn four_sample(self) -> &'a mut crate::W<REG> {
        self.variant(Tnp::FourSample)
    }
}
#[doc = "IR Enable\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Iren {
    #[doc = "0: Disable"]
    Disabled = 0,
    #[doc = "1: Enable"]
    Enabled = 1,
}
impl From<Iren> for bool {
    #[inline(always)]
    fn from(variant: Iren) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `IREN` reader - IR Enable"]
pub type IrenR = crate::BitReader<Iren>;
impl IrenR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Iren {
        match self.bits {
            false => Iren::Disabled,
            true => Iren::Enabled,
        }
    }
    #[doc = "Disable"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == Iren::Disabled
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == Iren::Enabled
    }
}
#[doc = "Field `IREN` writer - IR Enable"]
pub type IrenW<'a, REG> = crate::BitWriter<'a, REG, Iren>;
impl<'a, REG> IrenW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disable"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(Iren::Disabled)
    }
    #[doc = "Enable"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(Iren::Enabled)
    }
}
impl R {
    #[doc = "Bit 0 - Transmitter CTS Enable"]
    #[inline(always)]
    pub fn txctse(&self) -> TxctseR {
        TxctseR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Transmitter RTS Enable"]
    #[inline(always)]
    pub fn txrtse(&self) -> TxrtseR {
        TxrtseR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Transmitter RTS Polarity"]
    #[inline(always)]
    pub fn txrtspol(&self) -> TxrtspolR {
        TxrtspolR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Receiver RTS Enable"]
    #[inline(always)]
    pub fn rxrtse(&self) -> RxrtseR {
        RxrtseR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Transmit CTS Configuration"]
    #[inline(always)]
    pub fn txctsc(&self) -> TxctscR {
        TxctscR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Transmit CTS Source"]
    #[inline(always)]
    pub fn txctssrc(&self) -> TxctssrcR {
        TxctssrcR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bits 8:9 - Receive RTS Configuration"]
    #[inline(always)]
    pub fn rtswater(&self) -> RtswaterR {
        RtswaterR::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 16:17 - Transmitter Narrow Pulse"]
    #[inline(always)]
    pub fn tnp(&self) -> TnpR {
        TnpR::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bit 18 - IR Enable"]
    #[inline(always)]
    pub fn iren(&self) -> IrenR {
        IrenR::new(((self.bits >> 18) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MODIR")
            .field("txctse", &self.txctse())
            .field("txrtse", &self.txrtse())
            .field("txrtspol", &self.txrtspol())
            .field("rxrtse", &self.rxrtse())
            .field("txctsc", &self.txctsc())
            .field("txctssrc", &self.txctssrc())
            .field("rtswater", &self.rtswater())
            .field("tnp", &self.tnp())
            .field("iren", &self.iren())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Transmitter CTS Enable"]
    #[inline(always)]
    pub fn txctse(&mut self) -> TxctseW<'_, ModirSpec> {
        TxctseW::new(self, 0)
    }
    #[doc = "Bit 1 - Transmitter RTS Enable"]
    #[inline(always)]
    pub fn txrtse(&mut self) -> TxrtseW<'_, ModirSpec> {
        TxrtseW::new(self, 1)
    }
    #[doc = "Bit 2 - Transmitter RTS Polarity"]
    #[inline(always)]
    pub fn txrtspol(&mut self) -> TxrtspolW<'_, ModirSpec> {
        TxrtspolW::new(self, 2)
    }
    #[doc = "Bit 3 - Receiver RTS Enable"]
    #[inline(always)]
    pub fn rxrtse(&mut self) -> RxrtseW<'_, ModirSpec> {
        RxrtseW::new(self, 3)
    }
    #[doc = "Bit 4 - Transmit CTS Configuration"]
    #[inline(always)]
    pub fn txctsc(&mut self) -> TxctscW<'_, ModirSpec> {
        TxctscW::new(self, 4)
    }
    #[doc = "Bit 5 - Transmit CTS Source"]
    #[inline(always)]
    pub fn txctssrc(&mut self) -> TxctssrcW<'_, ModirSpec> {
        TxctssrcW::new(self, 5)
    }
    #[doc = "Bits 8:9 - Receive RTS Configuration"]
    #[inline(always)]
    pub fn rtswater(&mut self) -> RtswaterW<'_, ModirSpec> {
        RtswaterW::new(self, 8)
    }
    #[doc = "Bits 16:17 - Transmitter Narrow Pulse"]
    #[inline(always)]
    pub fn tnp(&mut self) -> TnpW<'_, ModirSpec> {
        TnpW::new(self, 16)
    }
    #[doc = "Bit 18 - IR Enable"]
    #[inline(always)]
    pub fn iren(&mut self) -> IrenW<'_, ModirSpec> {
        IrenW::new(self, 18)
    }
}
#[doc = "MODEM IrDA\n\nYou can [`read`](crate::Reg::read) this register and get [`modir::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`modir::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ModirSpec;
impl crate::RegisterSpec for ModirSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`modir::R`](R) reader structure"]
impl crate::Readable for ModirSpec {}
#[doc = "`write(|w| ..)` method takes [`modir::W`](W) writer structure"]
impl crate::Writable for ModirSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets MODIR to value 0"]
impl crate::Resettable for ModirSpec {}