mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

#[doc = "Register `FILT` reader"]
pub type R = crate::R<FiltSpec>;
#[doc = "Register `FILT` writer"]
pub type W = crate::W<FiltSpec>;
#[doc = "Field `FILT_PER` reader - Input Filter Sample Period"]
pub type FiltPerR = crate::FieldReader;
#[doc = "Field `FILT_PER` writer - Input Filter Sample Period"]
pub type FiltPerW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `FILT_CNT` reader - Input Filter Sample Count"]
pub type FiltCntR = crate::FieldReader;
#[doc = "Field `FILT_CNT` writer - Input Filter Sample Count"]
pub type FiltCntW<'a, REG> = crate::FieldWriter<'a, REG, 3>;
#[doc = "Filter Clock Source selection\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FiltCs {
    #[doc = "0: Peripheral Clock"]
    FiltCs0 = 0,
    #[doc = "1: Prescaled peripheral clock by PRSC"]
    FiltCs1 = 1,
}
impl From<FiltCs> for bool {
    #[inline(always)]
    fn from(variant: FiltCs) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `FILT_CS` reader - Filter Clock Source selection"]
pub type FiltCsR = crate::BitReader<FiltCs>;
impl FiltCsR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> FiltCs {
        match self.bits {
            false => FiltCs::FiltCs0,
            true => FiltCs::FiltCs1,
        }
    }
    #[doc = "Peripheral Clock"]
    #[inline(always)]
    pub fn is_filt_cs0(&self) -> bool {
        *self == FiltCs::FiltCs0
    }
    #[doc = "Prescaled peripheral clock by PRSC"]
    #[inline(always)]
    pub fn is_filt_cs1(&self) -> bool {
        *self == FiltCs::FiltCs1
    }
}
#[doc = "Field `FILT_CS` writer - Filter Clock Source selection"]
pub type FiltCsW<'a, REG> = crate::BitWriter<'a, REG, FiltCs>;
impl<'a, REG> FiltCsW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Peripheral Clock"]
    #[inline(always)]
    pub fn filt_cs0(self) -> &'a mut crate::W<REG> {
        self.variant(FiltCs::FiltCs0)
    }
    #[doc = "Prescaled peripheral clock by PRSC"]
    #[inline(always)]
    pub fn filt_cs1(self) -> &'a mut crate::W<REG> {
        self.variant(FiltCs::FiltCs1)
    }
}
#[doc = "Field `PRSC` reader - Prescaler"]
pub type PrscR = crate::FieldReader;
#[doc = "Field `PRSC` writer - Prescaler"]
pub type PrscW<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    #[doc = "Bits 0:7 - Input Filter Sample Period"]
    #[inline(always)]
    pub fn filt_per(&self) -> FiltPerR {
        FiltPerR::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:10 - Input Filter Sample Count"]
    #[inline(always)]
    pub fn filt_cnt(&self) -> FiltCntR {
        FiltCntR::new(((self.bits >> 8) & 7) as u8)
    }
    #[doc = "Bit 11 - Filter Clock Source selection"]
    #[inline(always)]
    pub fn filt_cs(&self) -> FiltCsR {
        FiltCsR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bits 12:15 - Prescaler"]
    #[inline(always)]
    pub fn prsc(&self) -> PrscR {
        PrscR::new(((self.bits >> 12) & 0x0f) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FILT")
            .field("filt_per", &self.filt_per())
            .field("filt_cnt", &self.filt_cnt())
            .field("filt_cs", &self.filt_cs())
            .field("prsc", &self.prsc())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:7 - Input Filter Sample Period"]
    #[inline(always)]
    pub fn filt_per(&mut self) -> FiltPerW<'_, FiltSpec> {
        FiltPerW::new(self, 0)
    }
    #[doc = "Bits 8:10 - Input Filter Sample Count"]
    #[inline(always)]
    pub fn filt_cnt(&mut self) -> FiltCntW<'_, FiltSpec> {
        FiltCntW::new(self, 8)
    }
    #[doc = "Bit 11 - Filter Clock Source selection"]
    #[inline(always)]
    pub fn filt_cs(&mut self) -> FiltCsW<'_, FiltSpec> {
        FiltCsW::new(self, 11)
    }
    #[doc = "Bits 12:15 - Prescaler"]
    #[inline(always)]
    pub fn prsc(&mut self) -> PrscW<'_, FiltSpec> {
        PrscW::new(self, 12)
    }
}
#[doc = "Input Filter Register\n\nYou can [`read`](crate::Reg::read) this register and get [`filt::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`filt::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct FiltSpec;
impl crate::RegisterSpec for FiltSpec {
    type Ux = u16;
}
#[doc = "`read()` method returns [`filt::R`](R) reader structure"]
impl crate::Readable for FiltSpec {}
#[doc = "`write(|w| ..)` method takes [`filt::W`](W) writer structure"]
impl crate::Writable for FiltSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets FILT to value 0"]
impl crate::Resettable for FiltSpec {}