mcxa-pac 0.2.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137

#[doc = "Register `STAT` reader"]
pub type R = crate::R<StatSpec>;
#[doc = "Register `STAT` writer"]
pub type W = crate::W<StatSpec>;
#[doc = "Interrupt Flag\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Intr {
    #[doc = "0: Not pending"]
    Nopendinginterrupt = 0,
    #[doc = "1: Pending"]
    Pendinginterrupt = 1,
}
impl From<Intr> for bool {
    #[inline(always)]
    fn from(variant: Intr) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `INTR` reader - Interrupt Flag"]
pub type IntrR = crate::BitReader<Intr>;
impl IntrR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Intr {
        match self.bits {
            false => Intr::Nopendinginterrupt,
            true => Intr::Pendinginterrupt,
        }
    }
    #[doc = "Not pending"]
    #[inline(always)]
    pub fn is_nopendinginterrupt(&self) -> bool {
        *self == Intr::Nopendinginterrupt
    }
    #[doc = "Pending"]
    #[inline(always)]
    pub fn is_pendinginterrupt(&self) -> bool {
        *self == Intr::Pendinginterrupt
    }
}
#[doc = "Field `INTR` writer - Interrupt Flag"]
pub type IntrW<'a, REG> = crate::BitWriter1C<'a, REG, Intr>;
impl<'a, REG> IntrW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Not pending"]
    #[inline(always)]
    pub fn nopendinginterrupt(self) -> &'a mut crate::W<REG> {
        self.variant(Intr::Nopendinginterrupt)
    }
    #[doc = "Pending"]
    #[inline(always)]
    pub fn pendinginterrupt(self) -> &'a mut crate::W<REG> {
        self.variant(Intr::Pendinginterrupt)
    }
}
#[doc = "Timer Active Flag\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Active {
    #[doc = "0: Inactive (stopped)"]
    Timerisnotactive = 0,
    #[doc = "1: Active"]
    Timerisactive = 1,
}
impl From<Active> for bool {
    #[inline(always)]
    fn from(variant: Active) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ACTIVE` reader - Timer Active Flag"]
pub type ActiveR = crate::BitReader<Active>;
impl ActiveR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Active {
        match self.bits {
            false => Active::Timerisnotactive,
            true => Active::Timerisactive,
        }
    }
    #[doc = "Inactive (stopped)"]
    #[inline(always)]
    pub fn is_timerisnotactive(&self) -> bool {
        *self == Active::Timerisnotactive
    }
    #[doc = "Active"]
    #[inline(always)]
    pub fn is_timerisactive(&self) -> bool {
        *self == Active::Timerisactive
    }
}
impl R {
    #[doc = "Bit 0 - Interrupt Flag"]
    #[inline(always)]
    pub fn intr(&self) -> IntrR {
        IntrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Timer Active Flag"]
    #[inline(always)]
    pub fn active(&self) -> ActiveR {
        ActiveR::new(((self.bits >> 1) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("STAT")
            .field("intr", &self.intr())
            .field("active", &self.active())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Interrupt Flag"]
    #[inline(always)]
    pub fn intr(&mut self) -> IntrW<'_, StatSpec> {
        IntrW::new(self, 0)
    }
}
#[doc = "Status\n\nYou can [`read`](crate::Reg::read) this register and get [`stat::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`stat::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct StatSpec;
impl crate::RegisterSpec for StatSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`stat::R`](R) reader structure"]
impl crate::Readable for StatSpec {}
#[doc = "`write(|w| ..)` method takes [`stat::W`](W) writer structure"]
impl crate::Writable for StatSpec {
    type Safety = crate::Unsafe;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0x01;
}
#[doc = "`reset()` method sets STAT to value 0"]
impl crate::Resettable for StatSpec {}