mcxa-pac 0.2.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

#[doc = "Register `LASTEDGE` reader"]
pub type R = crate::R<LastedgeSpec>;
#[doc = "Field `LASTEDGE` reader - Last Edge Time Counter"]
pub type LastedgeR = crate::FieldReader<u16>;
impl R {
    #[doc = "Bits 0:15 - Last Edge Time Counter"]
    #[inline(always)]
    pub fn lastedge(&self) -> LastedgeR {
        LastedgeR::new(self.bits)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LASTEDGE").field("lastedge", &self.lastedge()).finish()
    }
}
#[doc = "Last Edge Time Register\n\nYou can [`read`](crate::Reg::read) this register and get [`lastedge::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct LastedgeSpec;
impl crate::RegisterSpec for LastedgeSpec {
    type Ux = u16;
}
#[doc = "`read()` method returns [`lastedge::R`](R) reader structure"]
impl crate::Readable for LastedgeSpec {}
#[doc = "`reset()` method sets LASTEDGE to value 0xffff"]
impl crate::Resettable for LastedgeSpec {
    const RESET_VALUE: u16 = 0xffff;
}