mcxa-pac 0.2.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158

#[doc = "Register `DER` reader"]
pub type R = crate::R<DerSpec>;
#[doc = "Register `DER` writer"]
pub type W = crate::W<DerSpec>;
#[doc = "FIFO Empty DMA Enable\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum EmptyDmaen {
    #[doc = "0: Disables"]
    Disabled = 0,
    #[doc = "1: Enables"]
    Enabled = 1,
}
impl From<EmptyDmaen> for bool {
    #[inline(always)]
    fn from(variant: EmptyDmaen) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `EMPTY_DMAEN` reader - FIFO Empty DMA Enable"]
pub type EmptyDmaenR = crate::BitReader<EmptyDmaen>;
impl EmptyDmaenR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> EmptyDmaen {
        match self.bits {
            false => EmptyDmaen::Disabled,
            true => EmptyDmaen::Enabled,
        }
    }
    #[doc = "Disables"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == EmptyDmaen::Disabled
    }
    #[doc = "Enables"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == EmptyDmaen::Enabled
    }
}
#[doc = "Field `EMPTY_DMAEN` writer - FIFO Empty DMA Enable"]
pub type EmptyDmaenW<'a, REG> = crate::BitWriter<'a, REG, EmptyDmaen>;
impl<'a, REG> EmptyDmaenW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disables"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(EmptyDmaen::Disabled)
    }
    #[doc = "Enables"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(EmptyDmaen::Enabled)
    }
}
#[doc = "FIFO Watermark DMA Enable\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum WmDmaen {
    #[doc = "0: Disables"]
    Disabled = 0,
    #[doc = "1: Enables"]
    Enabled = 1,
}
impl From<WmDmaen> for bool {
    #[inline(always)]
    fn from(variant: WmDmaen) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `WM_DMAEN` reader - FIFO Watermark DMA Enable"]
pub type WmDmaenR = crate::BitReader<WmDmaen>;
impl WmDmaenR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> WmDmaen {
        match self.bits {
            false => WmDmaen::Disabled,
            true => WmDmaen::Enabled,
        }
    }
    #[doc = "Disables"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == WmDmaen::Disabled
    }
    #[doc = "Enables"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == WmDmaen::Enabled
    }
}
#[doc = "Field `WM_DMAEN` writer - FIFO Watermark DMA Enable"]
pub type WmDmaenW<'a, REG> = crate::BitWriter<'a, REG, WmDmaen>;
impl<'a, REG> WmDmaenW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Disables"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(WmDmaen::Disabled)
    }
    #[doc = "Enables"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(WmDmaen::Enabled)
    }
}
impl R {
    #[doc = "Bit 1 - FIFO Empty DMA Enable"]
    #[inline(always)]
    pub fn empty_dmaen(&self) -> EmptyDmaenR {
        EmptyDmaenR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - FIFO Watermark DMA Enable"]
    #[inline(always)]
    pub fn wm_dmaen(&self) -> WmDmaenR {
        WmDmaenR::new(((self.bits >> 2) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DER")
            .field("empty_dmaen", &self.empty_dmaen())
            .field("wm_dmaen", &self.wm_dmaen())
            .finish()
    }
}
impl W {
    #[doc = "Bit 1 - FIFO Empty DMA Enable"]
    #[inline(always)]
    pub fn empty_dmaen(&mut self) -> EmptyDmaenW<'_, DerSpec> {
        EmptyDmaenW::new(self, 1)
    }
    #[doc = "Bit 2 - FIFO Watermark DMA Enable"]
    #[inline(always)]
    pub fn wm_dmaen(&mut self) -> WmDmaenW<'_, DerSpec> {
        WmDmaenW::new(self, 2)
    }
}
#[doc = "DMA Enable\n\nYou can [`read`](crate::Reg::read) this register and get [`der::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`der::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DerSpec;
impl crate::RegisterSpec for DerSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`der::R`](R) reader structure"]
impl crate::Readable for DerSpec {}
#[doc = "`write(|w| ..)` method takes [`der::W`](W) writer structure"]
impl crate::Writable for DerSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets DER to value 0"]
impl crate::Resettable for DerSpec {}