mcxa-pac 0.1.1

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93

#[doc = "Register `CSR` reader"]
pub type R = crate::R<CsrSpec>;
#[doc = "System Clock Source\n\nValue on reset: 3"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Scs {
    #[doc = "1: SOSC"]
    Sosc = 1,
    #[doc = "2: SIRC"]
    Sirc = 2,
    #[doc = "3: FIRC"]
    Firc = 3,
    #[doc = "4: ROSC"]
    Rosc = 4,
    #[doc = "6: SPLL"]
    Spll = 6,
}
impl From<Scs> for u8 {
    #[inline(always)]
    fn from(variant: Scs) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Scs {
    type Ux = u8;
}
impl crate::IsEnum for Scs {}
#[doc = "Field `SCS` reader - System Clock Source"]
pub type ScsR = crate::FieldReader<Scs>;
impl ScsR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Scs> {
        match self.bits {
            1 => Some(Scs::Sosc),
            2 => Some(Scs::Sirc),
            3 => Some(Scs::Firc),
            4 => Some(Scs::Rosc),
            6 => Some(Scs::Spll),
            _ => None,
        }
    }
    #[doc = "SOSC"]
    #[inline(always)]
    pub fn is_sosc(&self) -> bool {
        *self == Scs::Sosc
    }
    #[doc = "SIRC"]
    #[inline(always)]
    pub fn is_sirc(&self) -> bool {
        *self == Scs::Sirc
    }
    #[doc = "FIRC"]
    #[inline(always)]
    pub fn is_firc(&self) -> bool {
        *self == Scs::Firc
    }
    #[doc = "ROSC"]
    #[inline(always)]
    pub fn is_rosc(&self) -> bool {
        *self == Scs::Rosc
    }
    #[doc = "SPLL"]
    #[inline(always)]
    pub fn is_spll(&self) -> bool {
        *self == Scs::Spll
    }
}
impl R {
    #[doc = "Bits 24:26 - System Clock Source"]
    #[inline(always)]
    pub fn scs(&self) -> ScsR {
        ScsR::new(((self.bits >> 24) & 7) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CSR").field("scs", &self.scs()).finish()
    }
}
#[doc = "Clock Status Register\n\nYou can [`read`](crate::Reg::read) this register and get [`csr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CsrSpec;
impl crate::RegisterSpec for CsrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`csr::R`](R) reader structure"]
impl crate::Readable for CsrSpec {}
#[doc = "`reset()` method sets CSR to value 0x0300_0000"]
impl crate::Resettable for CsrSpec {
    const RESET_VALUE: u32 = 0x0300_0000;
}