mcxa-pac 0.1.1

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124

#[doc = "Register `PINCFG` reader"]
pub type R = crate::R<PincfgSpec>;
#[doc = "Register `PINCFG` writer"]
pub type W = crate::W<PincfgSpec>;
#[doc = "Trigger Select\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Trgsel {
    #[doc = "0: Input trigger disabled"]
    Disabled = 0,
    #[doc = "1: Input trigger used instead of the RXD pin input"]
    TrgRxd = 1,
    #[doc = "2: Input trigger used instead of the CTS_B pin input"]
    TrgCts = 2,
    #[doc = "3: Input trigger used to modulate the TXD pin output, which (after TXINV configuration) is internally ANDed with the input trigger"]
    TrgTxd = 3,
}
impl From<Trgsel> for u8 {
    #[inline(always)]
    fn from(variant: Trgsel) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Trgsel {
    type Ux = u8;
}
impl crate::IsEnum for Trgsel {}
#[doc = "Field `TRGSEL` reader - Trigger Select"]
pub type TrgselR = crate::FieldReader<Trgsel>;
impl TrgselR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Trgsel {
        match self.bits {
            0 => Trgsel::Disabled,
            1 => Trgsel::TrgRxd,
            2 => Trgsel::TrgCts,
            3 => Trgsel::TrgTxd,
            _ => unreachable!(),
        }
    }
    #[doc = "Input trigger disabled"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == Trgsel::Disabled
    }
    #[doc = "Input trigger used instead of the RXD pin input"]
    #[inline(always)]
    pub fn is_trg_rxd(&self) -> bool {
        *self == Trgsel::TrgRxd
    }
    #[doc = "Input trigger used instead of the CTS_B pin input"]
    #[inline(always)]
    pub fn is_trg_cts(&self) -> bool {
        *self == Trgsel::TrgCts
    }
    #[doc = "Input trigger used to modulate the TXD pin output, which (after TXINV configuration) is internally ANDed with the input trigger"]
    #[inline(always)]
    pub fn is_trg_txd(&self) -> bool {
        *self == Trgsel::TrgTxd
    }
}
#[doc = "Field `TRGSEL` writer - Trigger Select"]
pub type TrgselW<'a, REG> = crate::FieldWriter<'a, REG, 2, Trgsel, crate::Safe>;
impl<'a, REG> TrgselW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "Input trigger disabled"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(Trgsel::Disabled)
    }
    #[doc = "Input trigger used instead of the RXD pin input"]
    #[inline(always)]
    pub fn trg_rxd(self) -> &'a mut crate::W<REG> {
        self.variant(Trgsel::TrgRxd)
    }
    #[doc = "Input trigger used instead of the CTS_B pin input"]
    #[inline(always)]
    pub fn trg_cts(self) -> &'a mut crate::W<REG> {
        self.variant(Trgsel::TrgCts)
    }
    #[doc = "Input trigger used to modulate the TXD pin output, which (after TXINV configuration) is internally ANDed with the input trigger"]
    #[inline(always)]
    pub fn trg_txd(self) -> &'a mut crate::W<REG> {
        self.variant(Trgsel::TrgTxd)
    }
}
impl R {
    #[doc = "Bits 0:1 - Trigger Select"]
    #[inline(always)]
    pub fn trgsel(&self) -> TrgselR {
        TrgselR::new((self.bits & 3) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PINCFG").field("trgsel", &self.trgsel()).finish()
    }
}
impl W {
    #[doc = "Bits 0:1 - Trigger Select"]
    #[inline(always)]
    pub fn trgsel(&mut self) -> TrgselW<'_, PincfgSpec> {
        TrgselW::new(self, 0)
    }
}
#[doc = "Pin Configuration\n\nYou can [`read`](crate::Reg::read) this register and get [`pincfg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pincfg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PincfgSpec;
impl crate::RegisterSpec for PincfgSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pincfg::R`](R) reader structure"]
impl crate::Readable for PincfgSpec {}
#[doc = "`write(|w| ..)` method takes [`pincfg::W`](W) writer structure"]
impl crate::Writable for PincfgSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets PINCFG to value 0"]
impl crate::Resettable for PincfgSpec {}