mcxa-pac 0.1.1

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99

#[doc = "Register `TIMSTAT` reader"]
pub type R = crate::R<TimstatSpec>;
#[doc = "Register `TIMSTAT` writer"]
pub type W = crate::W<TimstatSpec>;
#[doc = "Timer Status Flag\n\nValue on reset: 0"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Tsf {
    #[doc = "0: Clear"]
    Clr = 0,
    #[doc = "1: Set"]
    Set = 1,
}
impl From<Tsf> for u8 {
    #[inline(always)]
    fn from(variant: Tsf) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Tsf {
    type Ux = u8;
}
impl crate::IsEnum for Tsf {}
#[doc = "Field `TSF` reader - Timer Status Flag"]
pub type TsfR = crate::FieldReader<Tsf>;
impl TsfR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Tsf> {
        match self.bits {
            0 => Some(Tsf::Clr),
            1 => Some(Tsf::Set),
            _ => None,
        }
    }
    #[doc = "Clear"]
    #[inline(always)]
    pub fn is_clr(&self) -> bool {
        *self == Tsf::Clr
    }
    #[doc = "Set"]
    #[inline(always)]
    pub fn is_set(&self) -> bool {
        *self == Tsf::Set
    }
}
#[doc = "Field `TSF` writer - Timer Status Flag"]
pub type TsfW<'a, REG> = crate::FieldWriter<'a, REG, 4, Tsf>;
impl<'a, REG> TsfW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "Clear"]
    #[inline(always)]
    pub fn clr(self) -> &'a mut crate::W<REG> {
        self.variant(Tsf::Clr)
    }
    #[doc = "Set"]
    #[inline(always)]
    pub fn set_(self) -> &'a mut crate::W<REG> {
        self.variant(Tsf::Set)
    }
}
impl R {
    #[doc = "Bits 0:3 - Timer Status Flag"]
    #[inline(always)]
    pub fn tsf(&self) -> TsfR {
        TsfR::new((self.bits & 0x0f) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIMSTAT").field("tsf", &self.tsf()).finish()
    }
}
impl W {
    #[doc = "Bits 0:3 - Timer Status Flag"]
    #[inline(always)]
    pub fn tsf(&mut self) -> TsfW<'_, TimstatSpec> {
        TsfW::new(self, 0)
    }
}
#[doc = "Timer Status Flag\n\nYou can [`read`](crate::Reg::read) this register and get [`timstat::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`timstat::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct TimstatSpec;
impl crate::RegisterSpec for TimstatSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`timstat::R`](R) reader structure"]
impl crate::Readable for TimstatSpec {}
#[doc = "`write(|w| ..)` method takes [`timstat::W`](W) writer structure"]
impl crate::Writable for TimstatSpec {
    type Safety = crate::Unsafe;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0x0f;
}
#[doc = "`reset()` method sets TIMSTAT to value 0"]
impl crate::Resettable for TimstatSpec {}