mcxa-pac 0.1.1

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148

#[doc = "Register `IR` reader"]
pub type R = crate::R<IrSpec>;
#[doc = "Register `IR` writer"]
pub type W = crate::W<IrSpec>;
#[doc = "Field `MR0INT` reader - Interrupt Flag for Match Channel 0 Event"]
pub type Mr0intR = crate::BitReader;
#[doc = "Field `MR0INT` writer - Interrupt Flag for Match Channel 0 Event"]
pub type Mr0intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR1INT` reader - Interrupt Flag for Match Channel 1 Event"]
pub type Mr1intR = crate::BitReader;
#[doc = "Field `MR1INT` writer - Interrupt Flag for Match Channel 1 Event"]
pub type Mr1intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR2INT` reader - Interrupt Flag for Match Channel 2 Event"]
pub type Mr2intR = crate::BitReader;
#[doc = "Field `MR2INT` writer - Interrupt Flag for Match Channel 2 Event"]
pub type Mr2intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR3INT` reader - Interrupt Flag for Match Channel 3 Event"]
pub type Mr3intR = crate::BitReader;
#[doc = "Field `MR3INT` writer - Interrupt Flag for Match Channel 3 Event"]
pub type Mr3intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CR0INT` reader - Interrupt Flag for Capture Channel 0 Event"]
pub type Cr0intR = crate::BitReader;
#[doc = "Field `CR0INT` writer - Interrupt Flag for Capture Channel 0 Event"]
pub type Cr0intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CR1INT` reader - Interrupt Flag for Capture Channel 1 Event"]
pub type Cr1intR = crate::BitReader;
#[doc = "Field `CR1INT` writer - Interrupt Flag for Capture Channel 1 Event"]
pub type Cr1intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CR2INT` reader - Interrupt Flag for Capture Channel 2 Event"]
pub type Cr2intR = crate::BitReader;
#[doc = "Field `CR2INT` writer - Interrupt Flag for Capture Channel 2 Event"]
pub type Cr2intW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CR3INT` reader - Interrupt Flag for Capture Channel 3 Event"]
pub type Cr3intR = crate::BitReader;
#[doc = "Field `CR3INT` writer - Interrupt Flag for Capture Channel 3 Event"]
pub type Cr3intW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Interrupt Flag for Match Channel 0 Event"]
    #[inline(always)]
    pub fn mr0int(&self) -> Mr0intR {
        Mr0intR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Interrupt Flag for Match Channel 1 Event"]
    #[inline(always)]
    pub fn mr1int(&self) -> Mr1intR {
        Mr1intR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Interrupt Flag for Match Channel 2 Event"]
    #[inline(always)]
    pub fn mr2int(&self) -> Mr2intR {
        Mr2intR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Interrupt Flag for Match Channel 3 Event"]
    #[inline(always)]
    pub fn mr3int(&self) -> Mr3intR {
        Mr3intR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Interrupt Flag for Capture Channel 0 Event"]
    #[inline(always)]
    pub fn cr0int(&self) -> Cr0intR {
        Cr0intR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Interrupt Flag for Capture Channel 1 Event"]
    #[inline(always)]
    pub fn cr1int(&self) -> Cr1intR {
        Cr1intR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Interrupt Flag for Capture Channel 2 Event"]
    #[inline(always)]
    pub fn cr2int(&self) -> Cr2intR {
        Cr2intR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Interrupt Flag for Capture Channel 3 Event"]
    #[inline(always)]
    pub fn cr3int(&self) -> Cr3intR {
        Cr3intR::new(((self.bits >> 7) & 1) != 0)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IR")
            .field("mr0int", &self.mr0int())
            .field("mr1int", &self.mr1int())
            .field("mr2int", &self.mr2int())
            .field("mr3int", &self.mr3int())
            .field("cr0int", &self.cr0int())
            .field("cr1int", &self.cr1int())
            .field("cr2int", &self.cr2int())
            .field("cr3int", &self.cr3int())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Interrupt Flag for Match Channel 0 Event"]
    #[inline(always)]
    pub fn mr0int(&mut self) -> Mr0intW<'_, IrSpec> {
        Mr0intW::new(self, 0)
    }
    #[doc = "Bit 1 - Interrupt Flag for Match Channel 1 Event"]
    #[inline(always)]
    pub fn mr1int(&mut self) -> Mr1intW<'_, IrSpec> {
        Mr1intW::new(self, 1)
    }
    #[doc = "Bit 2 - Interrupt Flag for Match Channel 2 Event"]
    #[inline(always)]
    pub fn mr2int(&mut self) -> Mr2intW<'_, IrSpec> {
        Mr2intW::new(self, 2)
    }
    #[doc = "Bit 3 - Interrupt Flag for Match Channel 3 Event"]
    #[inline(always)]
    pub fn mr3int(&mut self) -> Mr3intW<'_, IrSpec> {
        Mr3intW::new(self, 3)
    }
    #[doc = "Bit 4 - Interrupt Flag for Capture Channel 0 Event"]
    #[inline(always)]
    pub fn cr0int(&mut self) -> Cr0intW<'_, IrSpec> {
        Cr0intW::new(self, 4)
    }
    #[doc = "Bit 5 - Interrupt Flag for Capture Channel 1 Event"]
    #[inline(always)]
    pub fn cr1int(&mut self) -> Cr1intW<'_, IrSpec> {
        Cr1intW::new(self, 5)
    }
    #[doc = "Bit 6 - Interrupt Flag for Capture Channel 2 Event"]
    #[inline(always)]
    pub fn cr2int(&mut self) -> Cr2intW<'_, IrSpec> {
        Cr2intW::new(self, 6)
    }
    #[doc = "Bit 7 - Interrupt Flag for Capture Channel 3 Event"]
    #[inline(always)]
    pub fn cr3int(&mut self) -> Cr3intW<'_, IrSpec> {
        Cr3intW::new(self, 7)
    }
}
#[doc = "Interrupt\n\nYou can [`read`](crate::Reg::read) this register and get [`ir::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ir::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IrSpec;
impl crate::RegisterSpec for IrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ir::R`](R) reader structure"]
impl crate::Readable for IrSpec {}
#[doc = "`write(|w| ..)` method takes [`ir::W`](W) writer structure"]
impl crate::Writable for IrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets IR to value 0"]
impl crate::Resettable for IrSpec {}