max3263x 0.5.0

svd2rust generated peripheral crate for the max3263x
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129

#[doc = "Register `CTRL_STAT` reader"]
pub struct R(crate::R<CTRL_STAT_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CTRL_STAT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CTRL_STAT_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CTRL_STAT_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `CTRL_STAT` writer"]
pub struct W(crate::W<CTRL_STAT_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CTRL_STAT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CTRL_STAT_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CTRL_STAT_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `start_ow_reset` reader - Start OW Reset"]
pub type START_OW_RESET_R = crate::BitReader<bool>;
#[doc = "Field `start_ow_reset` writer - Start OW Reset"]
pub type START_OW_RESET_W<'a> = crate::BitWriter<'a, u32, CTRL_STAT_SPEC, bool, 0>;
#[doc = "Field `sra_mode` reader - SRA Mode"]
pub type SRA_MODE_R = crate::BitReader<bool>;
#[doc = "Field `sra_mode` writer - SRA Mode"]
pub type SRA_MODE_W<'a> = crate::BitWriter<'a, u32, CTRL_STAT_SPEC, bool, 1>;
#[doc = "Field `bit_bang_oe` reader - Bit Bang Output Enable"]
pub type BIT_BANG_OE_R = crate::BitReader<bool>;
#[doc = "Field `bit_bang_oe` writer - Bit Bang Output Enable"]
pub type BIT_BANG_OE_W<'a> = crate::BitWriter<'a, u32, CTRL_STAT_SPEC, bool, 2>;
#[doc = "Field `ow_input` reader - OW Input State"]
pub type OW_INPUT_R = crate::BitReader<bool>;
#[doc = "Field `presence_detect` reader - Presence Pulse Detected"]
pub type PRESENCE_DETECT_R = crate::BitReader<bool>;
#[doc = "Field `presence_detect` writer - Presence Pulse Detected"]
pub type PRESENCE_DETECT_W<'a> = crate::BitWriter<'a, u32, CTRL_STAT_SPEC, bool, 7>;
impl R {
    #[doc = "Bit 0 - Start OW Reset"]
    #[inline(always)]
    pub fn start_ow_reset(&self) -> START_OW_RESET_R {
        START_OW_RESET_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - SRA Mode"]
    #[inline(always)]
    pub fn sra_mode(&self) -> SRA_MODE_R {
        SRA_MODE_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Bit Bang Output Enable"]
    #[inline(always)]
    pub fn bit_bang_oe(&self) -> BIT_BANG_OE_R {
        BIT_BANG_OE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - OW Input State"]
    #[inline(always)]
    pub fn ow_input(&self) -> OW_INPUT_R {
        OW_INPUT_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 7 - Presence Pulse Detected"]
    #[inline(always)]
    pub fn presence_detect(&self) -> PRESENCE_DETECT_R {
        PRESENCE_DETECT_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Start OW Reset"]
    #[inline(always)]
    pub fn start_ow_reset(&mut self) -> START_OW_RESET_W {
        START_OW_RESET_W::new(self)
    }
    #[doc = "Bit 1 - SRA Mode"]
    #[inline(always)]
    pub fn sra_mode(&mut self) -> SRA_MODE_W {
        SRA_MODE_W::new(self)
    }
    #[doc = "Bit 2 - Bit Bang Output Enable"]
    #[inline(always)]
    pub fn bit_bang_oe(&mut self) -> BIT_BANG_OE_W {
        BIT_BANG_OE_W::new(self)
    }
    #[doc = "Bit 7 - Presence Pulse Detected"]
    #[inline(always)]
    pub fn presence_detect(&mut self) -> PRESENCE_DETECT_W {
        PRESENCE_DETECT_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "1-Wire Master Control/Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctrl_stat](index.html) module"]
pub struct CTRL_STAT_SPEC;
impl crate::RegisterSpec for CTRL_STAT_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ctrl_stat::R](R) reader structure"]
impl crate::Readable for CTRL_STAT_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ctrl_stat::W](W) writer structure"]
impl crate::Writable for CTRL_STAT_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets CTRL_STAT to value 0"]
impl crate::Resettable for CTRL_STAT_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}