max3263x 0.5.0

svd2rust generated peripheral crate for the max3263x
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

#[doc = "Register `RESEED` reader"]
pub struct R(crate::R<RESEED_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RESEED_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RESEED_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RESEED_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RESEED` writer"]
pub struct W(crate::W<RESEED_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RESEED_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RESEED_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RESEED_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `crc16` reader - Reseed CRC16 Generator"]
pub type CRC16_R = crate::BitReader<bool>;
#[doc = "Field `crc16` writer - Reseed CRC16 Generator"]
pub type CRC16_W<'a> = crate::BitWriter1C<'a, u32, RESEED_SPEC, bool, 0>;
#[doc = "Field `crc32` reader - Reseed CRC32 Generator"]
pub type CRC32_R = crate::BitReader<bool>;
#[doc = "Field `crc32` writer - Reseed CRC32 Generator"]
pub type CRC32_W<'a> = crate::BitWriter1C<'a, u32, RESEED_SPEC, bool, 1>;
#[doc = "Field `rev_endian16` reader - Reverse Endianness for CRC16"]
pub type REV_ENDIAN16_R = crate::BitReader<bool>;
#[doc = "Field `rev_endian16` writer - Reverse Endianness for CRC16"]
pub type REV_ENDIAN16_W<'a> = crate::BitWriter<'a, u32, RESEED_SPEC, bool, 4>;
#[doc = "Field `rev_endian32` reader - Reverse Endianness for CRC32"]
pub type REV_ENDIAN32_R = crate::BitReader<bool>;
#[doc = "Field `rev_endian32` writer - Reverse Endianness for CRC32"]
pub type REV_ENDIAN32_W<'a> = crate::BitWriter<'a, u32, RESEED_SPEC, bool, 5>;
#[doc = "Field `ccitt_mode` reader - CRC16-CCITT Mode"]
pub type CCITT_MODE_R = crate::BitReader<bool>;
#[doc = "Field `ccitt_mode` writer - CRC16-CCITT Mode"]
pub type CCITT_MODE_W<'a> = crate::BitWriter<'a, u32, RESEED_SPEC, bool, 8>;
impl R {
    #[doc = "Bit 0 - Reseed CRC16 Generator"]
    #[inline(always)]
    pub fn crc16(&self) -> CRC16_R {
        CRC16_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Reseed CRC32 Generator"]
    #[inline(always)]
    pub fn crc32(&self) -> CRC32_R {
        CRC32_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 4 - Reverse Endianness for CRC16"]
    #[inline(always)]
    pub fn rev_endian16(&self) -> REV_ENDIAN16_R {
        REV_ENDIAN16_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Reverse Endianness for CRC32"]
    #[inline(always)]
    pub fn rev_endian32(&self) -> REV_ENDIAN32_R {
        REV_ENDIAN32_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 8 - CRC16-CCITT Mode"]
    #[inline(always)]
    pub fn ccitt_mode(&self) -> CCITT_MODE_R {
        CCITT_MODE_R::new(((self.bits >> 8) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Reseed CRC16 Generator"]
    #[inline(always)]
    pub fn crc16(&mut self) -> CRC16_W {
        CRC16_W::new(self)
    }
    #[doc = "Bit 1 - Reseed CRC32 Generator"]
    #[inline(always)]
    pub fn crc32(&mut self) -> CRC32_W {
        CRC32_W::new(self)
    }
    #[doc = "Bit 4 - Reverse Endianness for CRC16"]
    #[inline(always)]
    pub fn rev_endian16(&mut self) -> REV_ENDIAN16_W {
        REV_ENDIAN16_W::new(self)
    }
    #[doc = "Bit 5 - Reverse Endianness for CRC32"]
    #[inline(always)]
    pub fn rev_endian32(&mut self) -> REV_ENDIAN32_W {
        REV_ENDIAN32_W::new(self)
    }
    #[doc = "Bit 8 - CRC16-CCITT Mode"]
    #[inline(always)]
    pub fn ccitt_mode(&mut self) -> CCITT_MODE_W {
        CCITT_MODE_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "CRC-16/CRC-32 Reseed Controls\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [reseed](index.html) module"]
pub struct RESEED_SPEC;
impl crate::RegisterSpec for RESEED_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [reseed::R](R) reader structure"]
impl crate::Readable for RESEED_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [reseed::W](W) writer structure"]
impl crate::Writable for RESEED_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets RESEED to value 0"]
impl crate::Resettable for RESEED_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}