1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131
#[doc = r" Value read from the register"] pub struct R { bits: u32, } #[doc = r" Value to write to the register"] pub struct W { bits: u32, } impl super::SYS_CLK_CTRL_11_SPI0 { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits: bits }; let mut w = W { bits: bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = "Possible values of the field `spi0_clk_scale`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SPI0_CLK_SCALER { #[doc = r" Reserved"] _Reserved(u8), } impl SPI0_CLK_SCALER { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { SPI0_CLK_SCALER::_Reserved(bits) => bits, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> SPI0_CLK_SCALER { match value { i => SPI0_CLK_SCALER::_Reserved(i), } } } #[doc = "Values that can be written to the field `spi0_clk_scale`"] pub enum SPI0_CLK_SCALEW {} impl SPI0_CLK_SCALEW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> u8 { match *self {} } } #[doc = r" Proxy"] pub struct _SPI0_CLK_SCALEW<'a> { w: &'a mut W, } impl<'a> _SPI0_CLK_SCALEW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: SPI0_CLK_SCALEW) -> &'a mut W { unsafe { self.bits(variant._bits()) } } #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 15; const OFFSET: u8 = 0; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 0:3 - Control Settings for CLK11 - SPI Master 0"] #[inline] pub fn spi0_clk_scale(&self) -> SPI0_CLK_SCALER { SPI0_CLK_SCALER::_from({ const MASK: u8 = 15; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 0 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bits 0:3 - Control Settings for CLK11 - SPI Master 0"] #[inline] pub fn spi0_clk_scale(&mut self) -> _SPI0_CLK_SCALEW { _SPI0_CLK_SCALEW { w: self } } }