macerator 0.3.2

Type and target-generic SIMD
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69

use core::ops::Not;
use std::vec::Vec;

use crate::{Simd, VBitAnd, VBitNot, VBitOr, VBitXor};

use super::*;

#[inline(always)]
fn test_bitand_impl<S: Simd, T: VBitAnd>(lhs: &[T], rhs: &[T]) -> Vec<T> {
    binop!(VBitAnd, |a, b| a & b);
    test_binop::<S, T, VBitAndOp<T>>(lhs, rhs)
}

#[inline(always)]
fn test_bitor_impl<S: Simd, T: VBitOr>(lhs: &[T], rhs: &[T]) -> Vec<T> {
    binop!(VBitOr, |a, b| a | b);
    test_binop::<S, T, VBitOrOp<T>>(lhs, rhs)
}

#[inline(always)]
fn test_bitxor_impl<S: Simd, T: VBitXor>(lhs: &[T], rhs: &[T]) -> Vec<T> {
    binop!(VBitXor, |a, b| a ^ b);
    test_binop::<S, T, VBitXorOp<T>>(lhs, rhs)
}

#[inline(always)]
fn test_not_impl<S: Simd, T: VBitNot>(a: &[T]) -> Vec<T> {
    unop!(VBitNot, |a: Vector<S, T>| a.not());
    test_unop::<S, T, VBitNotOp<T>>(a)
}

testgen_binop!(
    test_bitand,
    |a, b| a & b,
    u8,
    i8,
    u16,
    i16,
    u32,
    i32,
    u64,
    i64
);
testgen_binop!(
    test_bitor,
    |a, b| a | b,
    u8,
    i8,
    u16,
    i16,
    u32,
    i32,
    u64,
    i64
);
testgen_binop!(
    test_bitxor,
    |a, b| a ^ b,
    u8,
    i8,
    u16,
    i16,
    u32,
    i32,
    u64,
    i64
);

testgen_unop!(test_not, not, 0, 100, assert_eq, u8, i8, u16, i16, u32, i32, u64, i64);