luaur-code-gen 0.1.0

Native (A64/X64) code generation for Luau (Rust).
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47

use crate::enums::kind_a_64::KindA64;
use crate::functions::countlz_bit_utils::countlz;
use crate::functions::countrz_bit_utils::countrz;
use crate::macros::codegen_assert::CODEGEN_ASSERT;
use crate::records::assembly_builder_a_64::AssemblyBuilderA64;
use crate::records::register_a_64::RegisterA64;

impl AssemblyBuilderA64 {
    pub fn place_bm(
        &mut self,
        name: *const core::ffi::c_char,
        dst: RegisterA64,
        src1: RegisterA64,
        src2: u32,
        op: u8,
    ) {
        if self.log_text {
            self.log_c_char_register_a_64_register_a_64_i32(name, dst, src1, src2 as i32);
        }

        assert!(dst.kind() == KindA64::w || dst.kind() == KindA64::x);
        assert!(dst.kind() == src1.kind());
        assert!(Self::is_mask_supported(self, src2));

        let sf = if dst.kind() == KindA64::x {
            0x80000000
        } else {
            0
        };

        let lz = countlz(src2);
        let rz = countrz(src2);

        let imms = 31 - lz - rz;
        let immr = (32 - rz) & 31;

        self.place(
            (dst.index() as u32)
                | ((src1.index() as u32) << 5)
                | ((imms as u32) << 10)
                | ((immr as u32) << 16)
                | ((op as u32) << 23)
                | sf,
        );
        self.commit();
    }
}