1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112

#[doc = "Reader of register PINASSIGN6"]
pub type R = crate::R<u32, super::PINASSIGN6>;
#[doc = "Writer for register PINASSIGN6"]
pub type W = crate::W<u32, super::PINASSIGN6>;
#[doc = "Register PINASSIGN6 `reset()`'s with value 0xffff_ffff"]
impl crate::ResetValue for super::PINASSIGN6 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0xffff_ffff
    }
}
#[doc = "Reader of field `SPI1_MISO_IO`"]
pub type SPI1_MISO_IO_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SPI1_MISO_IO`"]
pub struct SPI1_MISO_IO_W<'a> {
    w: &'a mut W,
}
impl<'a> SPI1_MISO_IO_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xff) | ((value as u32) & 0xff);
        self.w
    }
}
#[doc = "Reader of field `SPI1_SSEL0_IO`"]
pub type SPI1_SSEL0_IO_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SPI1_SSEL0_IO`"]
pub struct SPI1_SSEL0_IO_W<'a> {
    w: &'a mut W,
}
impl<'a> SPI1_SSEL0_IO_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8);
        self.w
    }
}
#[doc = "Reader of field `SPI1_SSEL1_IO`"]
pub type SPI1_SSEL1_IO_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SPI1_SSEL1_IO`"]
pub struct SPI1_SSEL1_IO_W<'a> {
    w: &'a mut W,
}
impl<'a> SPI1_SSEL1_IO_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0xff << 16)) | (((value as u32) & 0xff) << 16);
        self.w
    }
}
#[doc = "Reader of field `SCT0_GPIO_IN_A_I`"]
pub type SCT0_GPIO_IN_A_I_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SCT0_GPIO_IN_A_I`"]
pub struct SCT0_GPIO_IN_A_I_W<'a> {
    w: &'a mut W,
}
impl<'a> SCT0_GPIO_IN_A_I_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0xff << 24)) | (((value as u32) & 0xff) << 24);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:7 - SPI1_MISO function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn spi1_miso_io(&self) -> SPI1_MISO_IO_R {
        SPI1_MISO_IO_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:15 - SPI1_SSEL0 function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn spi1_ssel0_io(&self) -> SPI1_SSEL0_IO_R {
        SPI1_SSEL0_IO_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bits 16:23 - SPI1_SSEL1 function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn spi1_ssel1_io(&self) -> SPI1_SSEL1_IO_R {
        SPI1_SSEL1_IO_R::new(((self.bits >> 16) & 0xff) as u8)
    }
    #[doc = "Bits 24:31 - SCT0_GPIO_IN_A function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn sct0_gpio_in_a_i(&self) -> SCT0_GPIO_IN_A_I_R {
        SCT0_GPIO_IN_A_I_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bits 0:7 - SPI1_MISO function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn spi1_miso_io(&mut self) -> SPI1_MISO_IO_W {
        SPI1_MISO_IO_W { w: self }
    }
    #[doc = "Bits 8:15 - SPI1_SSEL0 function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn spi1_ssel0_io(&mut self) -> SPI1_SSEL0_IO_W {
        SPI1_SSEL0_IO_W { w: self }
    }
    #[doc = "Bits 16:23 - SPI1_SSEL1 function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn spi1_ssel1_io(&mut self) -> SPI1_SSEL1_IO_W {
        SPI1_SSEL1_IO_W { w: self }
    }
    #[doc = "Bits 24:31 - SCT0_GPIO_IN_A function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (=0x20) to PIO1_21(=0x35)."]
    #[inline(always)]
    pub fn sct0_gpio_in_a_i(&mut self) -> SCT0_GPIO_IN_A_I_W {
        SCT0_GPIO_IN_A_I_W { w: self }
    }
}