1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
#[doc = "Reader of register SCTCLKSEL"] pub type R = crate::R<u32, super::SCTCLKSEL>; #[doc = "Writer for register SCTCLKSEL"] pub type W = crate::W<u32, super::SCTCLKSEL>; #[doc = "Register SCTCLKSEL `reset()`'s with value 0"] impl crate::ResetValue for super::SCTCLKSEL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Clock source for SCT clock\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SEL_A { #[doc = "0: FRO"] FRO, #[doc = "1: main clock"] MAIN_CLK, #[doc = "2: sys pll"] SYS_PLL, #[doc = "3: none"] NONE, } impl From<SEL_A> for u8 { #[inline(always)] fn from(variant: SEL_A) -> Self { match variant { SEL_A::FRO => 0, SEL_A::MAIN_CLK => 1, SEL_A::SYS_PLL => 2, SEL_A::NONE => 3, } } } #[doc = "Reader of field `SEL`"] pub type SEL_R = crate::R<u8, SEL_A>; impl SEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SEL_A { match self.bits { 0 => SEL_A::FRO, 1 => SEL_A::MAIN_CLK, 2 => SEL_A::SYS_PLL, 3 => SEL_A::NONE, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `FRO`"] #[inline(always)] pub fn is_fro(&self) -> bool { *self == SEL_A::FRO } #[doc = "Checks if the value of the field is `MAIN_CLK`"] #[inline(always)] pub fn is_main_clk(&self) -> bool { *self == SEL_A::MAIN_CLK } #[doc = "Checks if the value of the field is `SYS_PLL`"] #[inline(always)] pub fn is_sys_pll(&self) -> bool { *self == SEL_A::SYS_PLL } #[doc = "Checks if the value of the field is `NONE`"] #[inline(always)] pub fn is_none(&self) -> bool { *self == SEL_A::NONE } } #[doc = "Write proxy for field `SEL`"] pub struct SEL_W<'a> { w: &'a mut W, } impl<'a> SEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SEL_A) -> &'a mut W { { self.bits(variant.into()) } } #[doc = "FRO"] #[inline(always)] pub fn fro(self) -> &'a mut W { self.variant(SEL_A::FRO) } #[doc = "main clock"] #[inline(always)] pub fn main_clk(self) -> &'a mut W { self.variant(SEL_A::MAIN_CLK) } #[doc = "sys pll"] #[inline(always)] pub fn sys_pll(self) -> &'a mut W { self.variant(SEL_A::SYS_PLL) } #[doc = "none"] #[inline(always)] pub fn none(self) -> &'a mut W { self.variant(SEL_A::NONE) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } impl R { #[doc = "Bits 0:1 - Clock source for SCT clock"] #[inline(always)] pub fn sel(&self) -> SEL_R { SEL_R::new((self.bits & 0x03) as u8) } } impl W { #[doc = "Bits 0:1 - Clock source for SCT clock"] #[inline(always)] pub fn sel(&mut self) -> SEL_W { SEL_W { w: self } } }