1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225
#[doc = r" Value read from the register"] pub struct R { bits: u32, } #[doc = r" Value to write to the register"] pub struct W { bits: u32, } impl super::INTVAL { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits: bits }; let mut w = W { bits: bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = r" Value of the field"] pub struct IVALUER { bits: u32, } impl IVALUER { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } } #[doc = "Possible values of the field `LOAD`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum LOADR { #[doc = "No force load. The load from the INTVALn register to the TIMERn register is processed at the end of the time interval if the repeat mode is selected."] NO_FORCE_LOAD_THE_L, #[doc = "Force load. The INTVALn interval value IVALUE is immediately loaded into the TIMERn register while TIMERn is running."] FORCE_LOAD_THE_INTV, } impl LOADR { #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { match *self { LOADR::NO_FORCE_LOAD_THE_L => false, LOADR::FORCE_LOAD_THE_INTV => true, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: bool) -> LOADR { match value { false => LOADR::NO_FORCE_LOAD_THE_L, true => LOADR::FORCE_LOAD_THE_INTV, } } #[doc = "Checks if the value of the field is `NO_FORCE_LOAD_THE_L`"] #[inline] pub fn is_no_force_load_the_l(&self) -> bool { *self == LOADR::NO_FORCE_LOAD_THE_L } #[doc = "Checks if the value of the field is `FORCE_LOAD_THE_INTV`"] #[inline] pub fn is_force_load_the_intv(&self) -> bool { *self == LOADR::FORCE_LOAD_THE_INTV } } #[doc = r" Proxy"] pub struct _IVALUEW<'a> { w: &'a mut W, } impl<'a> _IVALUEW<'a> { #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u32) -> &'a mut W { const MASK: u32 = 16777215; const OFFSET: u8 = 0; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = "Values that can be written to the field `LOAD`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum LOADW { #[doc = "No force load. The load from the INTVALn register to the TIMERn register is processed at the end of the time interval if the repeat mode is selected."] NO_FORCE_LOAD_THE_L, #[doc = "Force load. The INTVALn interval value IVALUE is immediately loaded into the TIMERn register while TIMERn is running."] FORCE_LOAD_THE_INTV, } impl LOADW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> bool { match *self { LOADW::NO_FORCE_LOAD_THE_L => false, LOADW::FORCE_LOAD_THE_INTV => true, } } } #[doc = r" Proxy"] pub struct _LOADW<'a> { w: &'a mut W, } impl<'a> _LOADW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: LOADW) -> &'a mut W { { self.bit(variant._bits()) } } #[doc = "No force load. The load from the INTVALn register to the TIMERn register is processed at the end of the time interval if the repeat mode is selected."] #[inline] pub fn no_force_load_the_l(self) -> &'a mut W { self.variant(LOADW::NO_FORCE_LOAD_THE_L) } #[doc = "Force load. The INTVALn interval value IVALUE is immediately loaded into the TIMERn register while TIMERn is running."] #[inline] pub fn force_load_the_intv(self) -> &'a mut W { self.variant(LOADW::FORCE_LOAD_THE_INTV) } #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 31; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 0:23 - Time interval load value. This value is loaded into the TIMERn register and the MRTn starts counting down from IVALUE -1. If the timer is idle, writing a non-zero value to this bit field starts the timer immediately. If the timer is running, writing a zero to this bit field does the following: If LOAD = 1, the timer stops immediately. If LOAD = 0, the timer stops at the end of the time interval."] #[inline] pub fn ivalue(&self) -> IVALUER { let bits = { const MASK: u32 = 16777215; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u32) as u32 }; IVALUER { bits } } #[doc = "Bit 31 - Determines how the timer interval value IVALUE is loaded into the TIMERn register. This bit is write-only. Reading this bit always returns 0."] #[inline] pub fn load(&self) -> LOADR { LOADR::_from({ const MASK: bool = true; const OFFSET: u8 = 31; ((self.bits >> OFFSET) & MASK as u32) != 0 }) } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 0 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bits 0:23 - Time interval load value. This value is loaded into the TIMERn register and the MRTn starts counting down from IVALUE -1. If the timer is idle, writing a non-zero value to this bit field starts the timer immediately. If the timer is running, writing a zero to this bit field does the following: If LOAD = 1, the timer stops immediately. If LOAD = 0, the timer stops at the end of the time interval."] #[inline] pub fn ivalue(&mut self) -> _IVALUEW { _IVALUEW { w: self } } #[doc = "Bit 31 - Determines how the timer interval value IVALUE is loaded into the TIMERn register. This bit is write-only. Reading this bit always returns 0."] #[inline] pub fn load(&mut self) -> _LOADW { _LOADW { w: self } } }