1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
#[doc = r" Register block"] #[repr(C)] pub struct RegisterBlock { #[doc = "0x00 - USART Configuration register. Basic USART configuration settings that typically are not changed during operation."] pub cfg: CFG, #[doc = "0x04 - USART Control register. USART control settings that are more likely to change during operation."] pub ctrl: CTRL, #[doc = "0x08 - USART Status register. The complete status value can be read here. Writing 1s clears some bits in the register. Some bits can be cleared by writing a 1 to them."] pub stat: STAT, #[doc = "0x0c - Interrupt Enable read and Set register. Contains an individual interrupt enable bit for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."] pub intenset: INTENSET, #[doc = "0x10 - Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared."] pub intenclr: INTENCLR, #[doc = "0x14 - Receiver Data register. Contains the last character received."] pub rxdata: RXDATA, #[doc = "0x18 - Receiver Data with Status register. Combines the last character received with the current USART receive status. Allows software to recover incoming data and status together."] pub rxdatastat: RXDATASTAT, #[doc = "0x1c - Transmit Data register. Data to be transmitted is written here."] pub txdata: TXDATA, #[doc = "0x20 - Baud Rate Generator register. 16-bit integer baud rate divisor value."] pub brg: BRG, #[doc = "0x24 - Interrupt status register. Reflects interrupts that are currently enabled."] pub intstat: INTSTAT, } #[doc = "USART Configuration register. Basic USART configuration settings that typically are not changed during operation."] pub struct CFG { register: ::vcell::VolatileCell<u32>, } #[doc = "USART Configuration register. Basic USART configuration settings that typically are not changed during operation."] pub mod cfg; #[doc = "USART Control register. USART control settings that are more likely to change during operation."] pub struct CTRL { register: ::vcell::VolatileCell<u32>, } #[doc = "USART Control register. USART control settings that are more likely to change during operation."] pub mod ctrl; #[doc = "USART Status register. The complete status value can be read here. Writing 1s clears some bits in the register. Some bits can be cleared by writing a 1 to them."] pub struct STAT { register: ::vcell::VolatileCell<u32>, } #[doc = "USART Status register. The complete status value can be read here. Writing 1s clears some bits in the register. Some bits can be cleared by writing a 1 to them."] pub mod stat; #[doc = "Interrupt Enable read and Set register. Contains an individual interrupt enable bit for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."] pub struct INTENSET { register: ::vcell::VolatileCell<u32>, } #[doc = "Interrupt Enable read and Set register. Contains an individual interrupt enable bit for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."] pub mod intenset; #[doc = "Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared."] pub struct INTENCLR { register: ::vcell::VolatileCell<u32>, } #[doc = "Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared."] pub mod intenclr; #[doc = "Receiver Data register. Contains the last character received."] pub struct RXDATA { register: ::vcell::VolatileCell<u32>, } #[doc = "Receiver Data register. Contains the last character received."] pub mod rxdata; #[doc = "Receiver Data with Status register. Combines the last character received with the current USART receive status. Allows software to recover incoming data and status together."] pub struct RXDATASTAT { register: ::vcell::VolatileCell<u32>, } #[doc = "Receiver Data with Status register. Combines the last character received with the current USART receive status. Allows software to recover incoming data and status together."] pub mod rxdatastat; #[doc = "Transmit Data register. Data to be transmitted is written here."] pub struct TXDATA { register: ::vcell::VolatileCell<u32>, } #[doc = "Transmit Data register. Data to be transmitted is written here."] pub mod txdata; #[doc = "Baud Rate Generator register. 16-bit integer baud rate divisor value."] pub struct BRG { register: ::vcell::VolatileCell<u32>, } #[doc = "Baud Rate Generator register. 16-bit integer baud rate divisor value."] pub mod brg; #[doc = "Interrupt status register. Reflects interrupts that are currently enabled."] pub struct INTSTAT { register: ::vcell::VolatileCell<u32>, } #[doc = "Interrupt status register. Reflects interrupts that are currently enabled."] pub mod intstat;