lpc43xx 0.1.0

Register definitions for the NXP LPC43xx microcontroller platform, generated through svd2rust
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::SFSPE {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `MODE`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum MODER {
    #[doc = "Function 0 (default)"]
    FUNCTION_0_DEFAULT,
    #[doc = "Function 1"]
    FUNCTION_1,
    #[doc = "Function 2"]
    FUNCTION_2,
    #[doc = "Function 3"]
    FUNCTION_3,
    #[doc = "Function 4"]
    FUNCTION_4,
    #[doc = "Function 5"]
    FUNCTION_5,
    #[doc = "Function 6"]
    FUNCTION_6,
    #[doc = "Function 7"]
    FUNCTION_7,
}
impl MODER {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            MODER::FUNCTION_0_DEFAULT => 0,
            MODER::FUNCTION_1 => 1,
            MODER::FUNCTION_2 => 2,
            MODER::FUNCTION_3 => 3,
            MODER::FUNCTION_4 => 4,
            MODER::FUNCTION_5 => 5,
            MODER::FUNCTION_6 => 6,
            MODER::FUNCTION_7 => 7,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> MODER {
        match value {
            0 => MODER::FUNCTION_0_DEFAULT,
            1 => MODER::FUNCTION_1,
            2 => MODER::FUNCTION_2,
            3 => MODER::FUNCTION_3,
            4 => MODER::FUNCTION_4,
            5 => MODER::FUNCTION_5,
            6 => MODER::FUNCTION_6,
            7 => MODER::FUNCTION_7,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `FUNCTION_0_DEFAULT`"]
    #[inline]
    pub fn is_function_0_default(&self) -> bool {
        *self == MODER::FUNCTION_0_DEFAULT
    }
    #[doc = "Checks if the value of the field is `FUNCTION_1`"]
    #[inline]
    pub fn is_function_1(&self) -> bool {
        *self == MODER::FUNCTION_1
    }
    #[doc = "Checks if the value of the field is `FUNCTION_2`"]
    #[inline]
    pub fn is_function_2(&self) -> bool {
        *self == MODER::FUNCTION_2
    }
    #[doc = "Checks if the value of the field is `FUNCTION_3`"]
    #[inline]
    pub fn is_function_3(&self) -> bool {
        *self == MODER::FUNCTION_3
    }
    #[doc = "Checks if the value of the field is `FUNCTION_4`"]
    #[inline]
    pub fn is_function_4(&self) -> bool {
        *self == MODER::FUNCTION_4
    }
    #[doc = "Checks if the value of the field is `FUNCTION_5`"]
    #[inline]
    pub fn is_function_5(&self) -> bool {
        *self == MODER::FUNCTION_5
    }
    #[doc = "Checks if the value of the field is `FUNCTION_6`"]
    #[inline]
    pub fn is_function_6(&self) -> bool {
        *self == MODER::FUNCTION_6
    }
    #[doc = "Checks if the value of the field is `FUNCTION_7`"]
    #[inline]
    pub fn is_function_7(&self) -> bool {
        *self == MODER::FUNCTION_7
    }
}
#[doc = "Possible values of the field `EPD`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EPDR {
    #[doc = "Disable pull-down."]
    DISABLE_PULL_DOWN,
    #[doc = "Enable pull-down.Enable both pull-down resistor and pull-up resistor for repeater mode."]
    ENABLE_PULL_DOWN,
}
impl EPDR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            EPDR::DISABLE_PULL_DOWN => false,
            EPDR::ENABLE_PULL_DOWN => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> EPDR {
        match value {
            false => EPDR::DISABLE_PULL_DOWN,
            true => EPDR::ENABLE_PULL_DOWN,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE_PULL_DOWN`"]
    #[inline]
    pub fn is_disable_pull_down(&self) -> bool {
        *self == EPDR::DISABLE_PULL_DOWN
    }
    #[doc = "Checks if the value of the field is `ENABLE_PULL_DOWN`"]
    #[inline]
    pub fn is_enable_pull_down(&self) -> bool {
        *self == EPDR::ENABLE_PULL_DOWN
    }
}
#[doc = "Possible values of the field `EPUN`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EPUNR {
    #[doc = "Enable pull-up. Enable both pull-down resistor and pull-up resistor for repeater mode."]
    ENABLE_PULL_UP,
    #[doc = "Disable pull-up."]
    DISABLE_PULL_UP,
}
impl EPUNR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            EPUNR::ENABLE_PULL_UP => false,
            EPUNR::DISABLE_PULL_UP => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> EPUNR {
        match value {
            false => EPUNR::ENABLE_PULL_UP,
            true => EPUNR::DISABLE_PULL_UP,
        }
    }
    #[doc = "Checks if the value of the field is `ENABLE_PULL_UP`"]
    #[inline]
    pub fn is_enable_pull_up(&self) -> bool {
        *self == EPUNR::ENABLE_PULL_UP
    }
    #[doc = "Checks if the value of the field is `DISABLE_PULL_UP`"]
    #[inline]
    pub fn is_disable_pull_up(&self) -> bool {
        *self == EPUNR::DISABLE_PULL_UP
    }
}
#[doc = "Possible values of the field `EHS`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EHSR {
    #[doc = "Slow (low noise with medium speed)"]
    SLOW_LOW_NOISE_WITH,
    #[doc = "Fast (medium noise with fast speed)"]
    FAST_MEDIUM_NOISE_W,
}
impl EHSR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            EHSR::SLOW_LOW_NOISE_WITH => false,
            EHSR::FAST_MEDIUM_NOISE_W => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> EHSR {
        match value {
            false => EHSR::SLOW_LOW_NOISE_WITH,
            true => EHSR::FAST_MEDIUM_NOISE_W,
        }
    }
    #[doc = "Checks if the value of the field is `SLOW_LOW_NOISE_WITH`"]
    #[inline]
    pub fn is_slow_low_noise_with(&self) -> bool {
        *self == EHSR::SLOW_LOW_NOISE_WITH
    }
    #[doc = "Checks if the value of the field is `FAST_MEDIUM_NOISE_W`"]
    #[inline]
    pub fn is_fast_medium_noise_w(&self) -> bool {
        *self == EHSR::FAST_MEDIUM_NOISE_W
    }
}
#[doc = "Possible values of the field `EZI`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EZIR {
    #[doc = "Disable input buffer"]
    DISABLE_INPUT_BUFFER,
    #[doc = "Enable input buffer"]
    ENABLE_INPUT_BUFFER,
}
impl EZIR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            EZIR::DISABLE_INPUT_BUFFER => false,
            EZIR::ENABLE_INPUT_BUFFER => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> EZIR {
        match value {
            false => EZIR::DISABLE_INPUT_BUFFER,
            true => EZIR::ENABLE_INPUT_BUFFER,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLE_INPUT_BUFFER`"]
    #[inline]
    pub fn is_disable_input_buffer(&self) -> bool {
        *self == EZIR::DISABLE_INPUT_BUFFER
    }
    #[doc = "Checks if the value of the field is `ENABLE_INPUT_BUFFER`"]
    #[inline]
    pub fn is_enable_input_buffer(&self) -> bool {
        *self == EZIR::ENABLE_INPUT_BUFFER
    }
}
#[doc = "Possible values of the field `ZIF`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum ZIFR {
    #[doc = "Enable input glitch filter"]
    ENABLE_INPUT_GLITCH,
    #[doc = "Disable input glitch filter"]
    DISABLE_INPUT_GLITCH,
}
impl ZIFR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            ZIFR::ENABLE_INPUT_GLITCH => false,
            ZIFR::DISABLE_INPUT_GLITCH => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> ZIFR {
        match value {
            false => ZIFR::ENABLE_INPUT_GLITCH,
            true => ZIFR::DISABLE_INPUT_GLITCH,
        }
    }
    #[doc = "Checks if the value of the field is `ENABLE_INPUT_GLITCH`"]
    #[inline]
    pub fn is_enable_input_glitch(&self) -> bool {
        *self == ZIFR::ENABLE_INPUT_GLITCH
    }
    #[doc = "Checks if the value of the field is `DISABLE_INPUT_GLITCH`"]
    #[inline]
    pub fn is_disable_input_glitch(&self) -> bool {
        *self == ZIFR::DISABLE_INPUT_GLITCH
    }
}
#[doc = "Values that can be written to the field `MODE`"]
pub enum MODEW {
    #[doc = "Function 0 (default)"]
    FUNCTION_0_DEFAULT,
    #[doc = "Function 1"]
    FUNCTION_1,
    #[doc = "Function 2"]
    FUNCTION_2,
    #[doc = "Function 3"]
    FUNCTION_3,
    #[doc = "Function 4"]
    FUNCTION_4,
    #[doc = "Function 5"]
    FUNCTION_5,
    #[doc = "Function 6"]
    FUNCTION_6,
    #[doc = "Function 7"]
    FUNCTION_7,
}
impl MODEW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            MODEW::FUNCTION_0_DEFAULT => 0,
            MODEW::FUNCTION_1 => 1,
            MODEW::FUNCTION_2 => 2,
            MODEW::FUNCTION_3 => 3,
            MODEW::FUNCTION_4 => 4,
            MODEW::FUNCTION_5 => 5,
            MODEW::FUNCTION_6 => 6,
            MODEW::FUNCTION_7 => 7,
        }
    }
}
#[doc = r" Proxy"]
pub struct _MODEW<'a> {
    w: &'a mut W,
}
impl<'a> _MODEW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: MODEW) -> &'a mut W {
        {
            self.bits(variant._bits())
        }
    }
    #[doc = "Function 0 (default)"]
    #[inline]
    pub fn function_0_default(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_0_DEFAULT)
    }
    #[doc = "Function 1"]
    #[inline]
    pub fn function_1(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_1)
    }
    #[doc = "Function 2"]
    #[inline]
    pub fn function_2(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_2)
    }
    #[doc = "Function 3"]
    #[inline]
    pub fn function_3(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_3)
    }
    #[doc = "Function 4"]
    #[inline]
    pub fn function_4(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_4)
    }
    #[doc = "Function 5"]
    #[inline]
    pub fn function_5(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_5)
    }
    #[doc = "Function 6"]
    #[inline]
    pub fn function_6(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_6)
    }
    #[doc = "Function 7"]
    #[inline]
    pub fn function_7(self) -> &'a mut W {
        self.variant(MODEW::FUNCTION_7)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 7;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EPD`"]
pub enum EPDW {
    #[doc = "Disable pull-down."]
    DISABLE_PULL_DOWN,
    #[doc = "Enable pull-down.Enable both pull-down resistor and pull-up resistor for repeater mode."]
    ENABLE_PULL_DOWN,
}
impl EPDW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            EPDW::DISABLE_PULL_DOWN => false,
            EPDW::ENABLE_PULL_DOWN => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EPDW<'a> {
    w: &'a mut W,
}
impl<'a> _EPDW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EPDW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Disable pull-down."]
    #[inline]
    pub fn disable_pull_down(self) -> &'a mut W {
        self.variant(EPDW::DISABLE_PULL_DOWN)
    }
    #[doc = "Enable pull-down.Enable both pull-down resistor and pull-up resistor for repeater mode."]
    #[inline]
    pub fn enable_pull_down(self) -> &'a mut W {
        self.variant(EPDW::ENABLE_PULL_DOWN)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 3;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EPUN`"]
pub enum EPUNW {
    #[doc = "Enable pull-up. Enable both pull-down resistor and pull-up resistor for repeater mode."]
    ENABLE_PULL_UP,
    #[doc = "Disable pull-up."]
    DISABLE_PULL_UP,
}
impl EPUNW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            EPUNW::ENABLE_PULL_UP => false,
            EPUNW::DISABLE_PULL_UP => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EPUNW<'a> {
    w: &'a mut W,
}
impl<'a> _EPUNW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EPUNW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Enable pull-up. Enable both pull-down resistor and pull-up resistor for repeater mode."]
    #[inline]
    pub fn enable_pull_up(self) -> &'a mut W {
        self.variant(EPUNW::ENABLE_PULL_UP)
    }
    #[doc = "Disable pull-up."]
    #[inline]
    pub fn disable_pull_up(self) -> &'a mut W {
        self.variant(EPUNW::DISABLE_PULL_UP)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 4;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EHS`"]
pub enum EHSW {
    #[doc = "Slow (low noise with medium speed)"]
    SLOW_LOW_NOISE_WITH,
    #[doc = "Fast (medium noise with fast speed)"]
    FAST_MEDIUM_NOISE_W,
}
impl EHSW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            EHSW::SLOW_LOW_NOISE_WITH => false,
            EHSW::FAST_MEDIUM_NOISE_W => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EHSW<'a> {
    w: &'a mut W,
}
impl<'a> _EHSW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EHSW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Slow (low noise with medium speed)"]
    #[inline]
    pub fn slow_low_noise_with(self) -> &'a mut W {
        self.variant(EHSW::SLOW_LOW_NOISE_WITH)
    }
    #[doc = "Fast (medium noise with fast speed)"]
    #[inline]
    pub fn fast_medium_noise_w(self) -> &'a mut W {
        self.variant(EHSW::FAST_MEDIUM_NOISE_W)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 5;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EZI`"]
pub enum EZIW {
    #[doc = "Disable input buffer"]
    DISABLE_INPUT_BUFFER,
    #[doc = "Enable input buffer"]
    ENABLE_INPUT_BUFFER,
}
impl EZIW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            EZIW::DISABLE_INPUT_BUFFER => false,
            EZIW::ENABLE_INPUT_BUFFER => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EZIW<'a> {
    w: &'a mut W,
}
impl<'a> _EZIW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EZIW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Disable input buffer"]
    #[inline]
    pub fn disable_input_buffer(self) -> &'a mut W {
        self.variant(EZIW::DISABLE_INPUT_BUFFER)
    }
    #[doc = "Enable input buffer"]
    #[inline]
    pub fn enable_input_buffer(self) -> &'a mut W {
        self.variant(EZIW::ENABLE_INPUT_BUFFER)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 6;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `ZIF`"]
pub enum ZIFW {
    #[doc = "Enable input glitch filter"]
    ENABLE_INPUT_GLITCH,
    #[doc = "Disable input glitch filter"]
    DISABLE_INPUT_GLITCH,
}
impl ZIFW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            ZIFW::ENABLE_INPUT_GLITCH => false,
            ZIFW::DISABLE_INPUT_GLITCH => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _ZIFW<'a> {
    w: &'a mut W,
}
impl<'a> _ZIFW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: ZIFW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Enable input glitch filter"]
    #[inline]
    pub fn enable_input_glitch(self) -> &'a mut W {
        self.variant(ZIFW::ENABLE_INPUT_GLITCH)
    }
    #[doc = "Disable input glitch filter"]
    #[inline]
    pub fn disable_input_glitch(self) -> &'a mut W {
        self.variant(ZIFW::DISABLE_INPUT_GLITCH)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 7;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:2 - Select pin function."]
    #[inline]
    pub fn mode(&self) -> MODER {
        MODER::_from({
            const MASK: u8 = 7;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bit 3 - Enable pull-down resistor at pad."]
    #[inline]
    pub fn epd(&self) -> EPDR {
        EPDR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 3;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 4 - Disable pull-up resistor at pad. By default, the pull-up resistor is enabled at reset."]
    #[inline]
    pub fn epun(&self) -> EPUNR {
        EPUNR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 4;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 5 - Select Slew rate."]
    #[inline]
    pub fn ehs(&self) -> EHSR {
        EHSR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 5;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 6 - Input buffer enable. The input buffer is disabled by default at reset and must be enabled for receiving."]
    #[inline]
    pub fn ezi(&self) -> EZIR {
        EZIR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 6;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 7 - Input glitch filter. Disable the input glitch filter for clocking signals higher than 30 MHz."]
    #[inline]
    pub fn zif(&self) -> ZIFR {
        ZIFR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 7;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:2 - Select pin function."]
    #[inline]
    pub fn mode(&mut self) -> _MODEW {
        _MODEW { w: self }
    }
    #[doc = "Bit 3 - Enable pull-down resistor at pad."]
    #[inline]
    pub fn epd(&mut self) -> _EPDW {
        _EPDW { w: self }
    }
    #[doc = "Bit 4 - Disable pull-up resistor at pad. By default, the pull-up resistor is enabled at reset."]
    #[inline]
    pub fn epun(&mut self) -> _EPUNW {
        _EPUNW { w: self }
    }
    #[doc = "Bit 5 - Select Slew rate."]
    #[inline]
    pub fn ehs(&mut self) -> _EHSW {
        _EHSW { w: self }
    }
    #[doc = "Bit 6 - Input buffer enable. The input buffer is disabled by default at reset and must be enabled for receiving."]
    #[inline]
    pub fn ezi(&mut self) -> _EZIW {
        _EZIW { w: self }
    }
    #[doc = "Bit 7 - Input glitch filter. Disable the input glitch filter for clocking signals higher than 30 MHz."]
    #[inline]
    pub fn zif(&mut self) -> _ZIFW {
        _ZIFW { w: self }
    }
}