lpc43xx 0.1.0

Register definitions for the NXP LPC43xx microcontroller platform, generated through svd2rust
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::STAT {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `LEC`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum LECR {
    #[doc = "No error."]
    NO_ERROR,
    #[doc = "Stuff error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed."]
    STUFF_ERROR_MORE_TH,
    #[doc = "Form error: A fixed format part of a received frame has the wrong format."]
    FORM_ERROR_A_FIXED,
    #[doc = "AckError: The message this CAN core transmitted was not acknowledged."]
    ACKERROR_THE_MESSAG,
    #[doc = "Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a HIGH/recessive level (bit of logical value 1), but the monitored bus value was LOW/dominant."]
    BIT1ERROR_DURING_TH,
    #[doc = "Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a LOW/dominant level (data or identifier bit logical value 0), but the monitored Bus value was HIGH/recessive. During busoff recovery this status is set each time a sequence of 11 HIGH/recessive bits has been monitored. This enables the CPU to monitor the proceeding of the busoff recovery sequence (indicating the bus is not stuck at LOW/dominant or continuously disturbed)."]
    BIT0ERROR_DURING_TH,
    #[doc = "CRCError: The CRC checksum was incorrect in the message received."]
    CRCERROR_THE_CRC_CH,
    #[doc = "Unused: No CAN bus event was detected (written by the CPU)."]
    UNUSED_NO_CAN_BUS_E,
}
impl LECR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            LECR::NO_ERROR => 0,
            LECR::STUFF_ERROR_MORE_TH => 1,
            LECR::FORM_ERROR_A_FIXED => 2,
            LECR::ACKERROR_THE_MESSAG => 3,
            LECR::BIT1ERROR_DURING_TH => 4,
            LECR::BIT0ERROR_DURING_TH => 5,
            LECR::CRCERROR_THE_CRC_CH => 6,
            LECR::UNUSED_NO_CAN_BUS_E => 7,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> LECR {
        match value {
            0 => LECR::NO_ERROR,
            1 => LECR::STUFF_ERROR_MORE_TH,
            2 => LECR::FORM_ERROR_A_FIXED,
            3 => LECR::ACKERROR_THE_MESSAG,
            4 => LECR::BIT1ERROR_DURING_TH,
            5 => LECR::BIT0ERROR_DURING_TH,
            6 => LECR::CRCERROR_THE_CRC_CH,
            7 => LECR::UNUSED_NO_CAN_BUS_E,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `NO_ERROR`"]
    #[inline]
    pub fn is_no_error(&self) -> bool {
        *self == LECR::NO_ERROR
    }
    #[doc = "Checks if the value of the field is `STUFF_ERROR_MORE_TH`"]
    #[inline]
    pub fn is_stuff_error_more_th(&self) -> bool {
        *self == LECR::STUFF_ERROR_MORE_TH
    }
    #[doc = "Checks if the value of the field is `FORM_ERROR_A_FIXED`"]
    #[inline]
    pub fn is_form_error_a_fixed(&self) -> bool {
        *self == LECR::FORM_ERROR_A_FIXED
    }
    #[doc = "Checks if the value of the field is `ACKERROR_THE_MESSAG`"]
    #[inline]
    pub fn is_ackerror_the_messag(&self) -> bool {
        *self == LECR::ACKERROR_THE_MESSAG
    }
    #[doc = "Checks if the value of the field is `BIT1ERROR_DURING_TH`"]
    #[inline]
    pub fn is_bit1error_during_th(&self) -> bool {
        *self == LECR::BIT1ERROR_DURING_TH
    }
    #[doc = "Checks if the value of the field is `BIT0ERROR_DURING_TH`"]
    #[inline]
    pub fn is_bit0error_during_th(&self) -> bool {
        *self == LECR::BIT0ERROR_DURING_TH
    }
    #[doc = "Checks if the value of the field is `CRCERROR_THE_CRC_CH`"]
    #[inline]
    pub fn is_crcerror_the_crc_ch(&self) -> bool {
        *self == LECR::CRCERROR_THE_CRC_CH
    }
    #[doc = "Checks if the value of the field is `UNUSED_NO_CAN_BUS_E`"]
    #[inline]
    pub fn is_unused_no_can_bus_e(&self) -> bool {
        *self == LECR::UNUSED_NO_CAN_BUS_E
    }
}
#[doc = "Possible values of the field `TXOK`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum TXOKR {
    #[doc = "Since this bit was last reset by the CPU, a message has been successfully transmitted (error free and acknowledged by at least one other node)."]
    MSGTRANSFER,
    #[doc = "Since this bit was reset by the CPU, no message has been successfully transmitted."]
    NOMSGTRANSFER,
}
impl TXOKR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            TXOKR::MSGTRANSFER => true,
            TXOKR::NOMSGTRANSFER => false,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> TXOKR {
        match value {
            true => TXOKR::MSGTRANSFER,
            false => TXOKR::NOMSGTRANSFER,
        }
    }
    #[doc = "Checks if the value of the field is `MSGTRANSFER`"]
    #[inline]
    pub fn is_msgtransfer(&self) -> bool {
        *self == TXOKR::MSGTRANSFER
    }
    #[doc = "Checks if the value of the field is `NOMSGTRANSFER`"]
    #[inline]
    pub fn is_nomsgtransfer(&self) -> bool {
        *self == TXOKR::NOMSGTRANSFER
    }
}
#[doc = "Possible values of the field `RXOK`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RXOKR {
    #[doc = "Since this bit was last set to zero by the CPU, a message has been successfully received independent of the result of acceptance filtering."]
    MSGTRANSFER,
    #[doc = "Since this bit was last reset by the CPU, no message has been successfully transmitted."]
    NOMSGTRANSFER,
}
impl RXOKR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            RXOKR::MSGTRANSFER => true,
            RXOKR::NOMSGTRANSFER => false,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> RXOKR {
        match value {
            true => RXOKR::MSGTRANSFER,
            false => RXOKR::NOMSGTRANSFER,
        }
    }
    #[doc = "Checks if the value of the field is `MSGTRANSFER`"]
    #[inline]
    pub fn is_msgtransfer(&self) -> bool {
        *self == RXOKR::MSGTRANSFER
    }
    #[doc = "Checks if the value of the field is `NOMSGTRANSFER`"]
    #[inline]
    pub fn is_nomsgtransfer(&self) -> bool {
        *self == RXOKR::NOMSGTRANSFER
    }
}
#[doc = "Possible values of the field `EPASS`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EPASSR {
    #[doc = "The CAN controller is in the error passive state as defined in the  CAN 2.0 specification."]
    PASSIVE,
    #[doc = "The CAN controller is in the error active state."]
    ACTIVE,
}
impl EPASSR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            EPASSR::PASSIVE => true,
            EPASSR::ACTIVE => false,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> EPASSR {
        match value {
            true => EPASSR::PASSIVE,
            false => EPASSR::ACTIVE,
        }
    }
    #[doc = "Checks if the value of the field is `PASSIVE`"]
    #[inline]
    pub fn is_passive(&self) -> bool {
        *self == EPASSR::PASSIVE
    }
    #[doc = "Checks if the value of the field is `ACTIVE`"]
    #[inline]
    pub fn is_active(&self) -> bool {
        *self == EPASSR::ACTIVE
    }
}
#[doc = "Possible values of the field `EWARN`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EWARNR {
    #[doc = "At least one of the error counters in the EML has reached the error warning limit of 96."]
    AT_LEAST_ONE_OF_THE,
    #[doc = "Both error counters are below the error warning limit of 96."]
    BOTH_ERROR_COUNTERS,
}
impl EWARNR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            EWARNR::AT_LEAST_ONE_OF_THE => true,
            EWARNR::BOTH_ERROR_COUNTERS => false,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> EWARNR {
        match value {
            true => EWARNR::AT_LEAST_ONE_OF_THE,
            false => EWARNR::BOTH_ERROR_COUNTERS,
        }
    }
    #[doc = "Checks if the value of the field is `AT_LEAST_ONE_OF_THE`"]
    #[inline]
    pub fn is_at_least_one_of_the(&self) -> bool {
        *self == EWARNR::AT_LEAST_ONE_OF_THE
    }
    #[doc = "Checks if the value of the field is `BOTH_ERROR_COUNTERS`"]
    #[inline]
    pub fn is_both_error_counters(&self) -> bool {
        *self == EWARNR::BOTH_ERROR_COUNTERS
    }
}
#[doc = "Possible values of the field `BOFF`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum BOFFR {
    #[doc = "The CAN controller is in busoff state."]
    BUSOFF,
    #[doc = "The CAN module is not in busoff."]
    NOBUSOFF,
}
impl BOFFR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            BOFFR::BUSOFF => true,
            BOFFR::NOBUSOFF => false,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> BOFFR {
        match value {
            true => BOFFR::BUSOFF,
            false => BOFFR::NOBUSOFF,
        }
    }
    #[doc = "Checks if the value of the field is `BUSOFF`"]
    #[inline]
    pub fn is_busoff(&self) -> bool {
        *self == BOFFR::BUSOFF
    }
    #[doc = "Checks if the value of the field is `NOBUSOFF`"]
    #[inline]
    pub fn is_nobusoff(&self) -> bool {
        *self == BOFFR::NOBUSOFF
    }
}
#[doc = "Values that can be written to the field `LEC`"]
pub enum LECW {
    #[doc = "No error."]
    NO_ERROR,
    #[doc = "Stuff error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed."]
    STUFF_ERROR_MORE_TH,
    #[doc = "Form error: A fixed format part of a received frame has the wrong format."]
    FORM_ERROR_A_FIXED,
    #[doc = "AckError: The message this CAN core transmitted was not acknowledged."]
    ACKERROR_THE_MESSAG,
    #[doc = "Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a HIGH/recessive level (bit of logical value 1), but the monitored bus value was LOW/dominant."]
    BIT1ERROR_DURING_TH,
    #[doc = "Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a LOW/dominant level (data or identifier bit logical value 0), but the monitored Bus value was HIGH/recessive. During busoff recovery this status is set each time a sequence of 11 HIGH/recessive bits has been monitored. This enables the CPU to monitor the proceeding of the busoff recovery sequence (indicating the bus is not stuck at LOW/dominant or continuously disturbed)."]
    BIT0ERROR_DURING_TH,
    #[doc = "CRCError: The CRC checksum was incorrect in the message received."]
    CRCERROR_THE_CRC_CH,
    #[doc = "Unused: No CAN bus event was detected (written by the CPU)."]
    UNUSED_NO_CAN_BUS_E,
}
impl LECW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            LECW::NO_ERROR => 0,
            LECW::STUFF_ERROR_MORE_TH => 1,
            LECW::FORM_ERROR_A_FIXED => 2,
            LECW::ACKERROR_THE_MESSAG => 3,
            LECW::BIT1ERROR_DURING_TH => 4,
            LECW::BIT0ERROR_DURING_TH => 5,
            LECW::CRCERROR_THE_CRC_CH => 6,
            LECW::UNUSED_NO_CAN_BUS_E => 7,
        }
    }
}
#[doc = r" Proxy"]
pub struct _LECW<'a> {
    w: &'a mut W,
}
impl<'a> _LECW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: LECW) -> &'a mut W {
        {
            self.bits(variant._bits())
        }
    }
    #[doc = "No error."]
    #[inline]
    pub fn no_error(self) -> &'a mut W {
        self.variant(LECW::NO_ERROR)
    }
    #[doc = "Stuff error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed."]
    #[inline]
    pub fn stuff_error_more_th(self) -> &'a mut W {
        self.variant(LECW::STUFF_ERROR_MORE_TH)
    }
    #[doc = "Form error: A fixed format part of a received frame has the wrong format."]
    #[inline]
    pub fn form_error_a_fixed(self) -> &'a mut W {
        self.variant(LECW::FORM_ERROR_A_FIXED)
    }
    #[doc = "AckError: The message this CAN core transmitted was not acknowledged."]
    #[inline]
    pub fn ackerror_the_messag(self) -> &'a mut W {
        self.variant(LECW::ACKERROR_THE_MESSAG)
    }
    #[doc = "Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a HIGH/recessive level (bit of logical value 1), but the monitored bus value was LOW/dominant."]
    #[inline]
    pub fn bit1error_during_th(self) -> &'a mut W {
        self.variant(LECW::BIT1ERROR_DURING_TH)
    }
    #[doc = "Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a LOW/dominant level (data or identifier bit logical value 0), but the monitored Bus value was HIGH/recessive. During busoff recovery this status is set each time a sequence of 11 HIGH/recessive bits has been monitored. This enables the CPU to monitor the proceeding of the busoff recovery sequence (indicating the bus is not stuck at LOW/dominant or continuously disturbed)."]
    #[inline]
    pub fn bit0error_during_th(self) -> &'a mut W {
        self.variant(LECW::BIT0ERROR_DURING_TH)
    }
    #[doc = "CRCError: The CRC checksum was incorrect in the message received."]
    #[inline]
    pub fn crcerror_the_crc_ch(self) -> &'a mut W {
        self.variant(LECW::CRCERROR_THE_CRC_CH)
    }
    #[doc = "Unused: No CAN bus event was detected (written by the CPU)."]
    #[inline]
    pub fn unused_no_can_bus_e(self) -> &'a mut W {
        self.variant(LECW::UNUSED_NO_CAN_BUS_E)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 7;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `TXOK`"]
pub enum TXOKW {
    #[doc = "Since this bit was last reset by the CPU, a message has been successfully transmitted (error free and acknowledged by at least one other node)."]
    MSGTRANSFER,
    #[doc = "Since this bit was reset by the CPU, no message has been successfully transmitted."]
    NOMSGTRANSFER,
}
impl TXOKW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            TXOKW::MSGTRANSFER => true,
            TXOKW::NOMSGTRANSFER => false,
        }
    }
}
#[doc = r" Proxy"]
pub struct _TXOKW<'a> {
    w: &'a mut W,
}
impl<'a> _TXOKW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: TXOKW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Since this bit was last reset by the CPU, a message has been successfully transmitted (error free and acknowledged by at least one other node)."]
    #[inline]
    pub fn msgtransfer(self) -> &'a mut W {
        self.variant(TXOKW::MSGTRANSFER)
    }
    #[doc = "Since this bit was reset by the CPU, no message has been successfully transmitted."]
    #[inline]
    pub fn nomsgtransfer(self) -> &'a mut W {
        self.variant(TXOKW::NOMSGTRANSFER)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 3;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `RXOK`"]
pub enum RXOKW {
    #[doc = "Since this bit was last set to zero by the CPU, a message has been successfully received independent of the result of acceptance filtering."]
    MSGTRANSFER,
    #[doc = "Since this bit was last reset by the CPU, no message has been successfully transmitted."]
    NOMSGTRANSFER,
}
impl RXOKW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            RXOKW::MSGTRANSFER => true,
            RXOKW::NOMSGTRANSFER => false,
        }
    }
}
#[doc = r" Proxy"]
pub struct _RXOKW<'a> {
    w: &'a mut W,
}
impl<'a> _RXOKW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: RXOKW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "Since this bit was last set to zero by the CPU, a message has been successfully received independent of the result of acceptance filtering."]
    #[inline]
    pub fn msgtransfer(self) -> &'a mut W {
        self.variant(RXOKW::MSGTRANSFER)
    }
    #[doc = "Since this bit was last reset by the CPU, no message has been successfully transmitted."]
    #[inline]
    pub fn nomsgtransfer(self) -> &'a mut W {
        self.variant(RXOKW::NOMSGTRANSFER)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 4;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EPASS`"]
pub enum EPASSW {
    #[doc = "The CAN controller is in the error passive state as defined in the  CAN 2.0 specification."]
    PASSIVE,
    #[doc = "The CAN controller is in the error active state."]
    ACTIVE,
}
impl EPASSW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            EPASSW::PASSIVE => true,
            EPASSW::ACTIVE => false,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EPASSW<'a> {
    w: &'a mut W,
}
impl<'a> _EPASSW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EPASSW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "The CAN controller is in the error passive state as defined in the CAN 2.0 specification."]
    #[inline]
    pub fn passive(self) -> &'a mut W {
        self.variant(EPASSW::PASSIVE)
    }
    #[doc = "The CAN controller is in the error active state."]
    #[inline]
    pub fn active(self) -> &'a mut W {
        self.variant(EPASSW::ACTIVE)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 5;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `EWARN`"]
pub enum EWARNW {
    #[doc = "At least one of the error counters in the EML has reached the error warning limit of 96."]
    AT_LEAST_ONE_OF_THE,
    #[doc = "Both error counters are below the error warning limit of 96."]
    BOTH_ERROR_COUNTERS,
}
impl EWARNW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            EWARNW::AT_LEAST_ONE_OF_THE => true,
            EWARNW::BOTH_ERROR_COUNTERS => false,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EWARNW<'a> {
    w: &'a mut W,
}
impl<'a> _EWARNW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EWARNW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "At least one of the error counters in the EML has reached the error warning limit of 96."]
    #[inline]
    pub fn at_least_one_of_the(self) -> &'a mut W {
        self.variant(EWARNW::AT_LEAST_ONE_OF_THE)
    }
    #[doc = "Both error counters are below the error warning limit of 96."]
    #[inline]
    pub fn both_error_counters(self) -> &'a mut W {
        self.variant(EWARNW::BOTH_ERROR_COUNTERS)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 6;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `BOFF`"]
pub enum BOFFW {
    #[doc = "The CAN controller is in busoff state."]
    BUSOFF,
    #[doc = "The CAN module is not in busoff."]
    NOBUSOFF,
}
impl BOFFW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            BOFFW::BUSOFF => true,
            BOFFW::NOBUSOFF => false,
        }
    }
}
#[doc = r" Proxy"]
pub struct _BOFFW<'a> {
    w: &'a mut W,
}
impl<'a> _BOFFW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: BOFFW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "The CAN controller is in busoff state."]
    #[inline]
    pub fn busoff(self) -> &'a mut W {
        self.variant(BOFFW::BUSOFF)
    }
    #[doc = "The CAN module is not in busoff."]
    #[inline]
    pub fn nobusoff(self) -> &'a mut W {
        self.variant(BOFFW::NOBUSOFF)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 7;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:2 - Last error code Type of the last error to occur on the CAN bus.The LEC field holds a code which indicates the type of the last error to occur on the CAN bus. This field will be cleared to 0 when a message has been transferred (reception or transmission) without error. The unused code 111 may be written by the CPU to check for updates."]
    #[inline]
    pub fn lec(&self) -> LECR {
        LECR::_from({
            const MASK: u8 = 7;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
    #[doc = "Bit 3 - Transmitted a message successfully This bit is reset by the CPU. It is never reset by the CAN controller."]
    #[inline]
    pub fn txok(&self) -> TXOKR {
        TXOKR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 3;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 4 - Received a message successfully This bit is reset by the CPU. It is never reset by the CAN controller."]
    #[inline]
    pub fn rxok(&self) -> RXOKR {
        RXOKR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 4;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 5 - Error passive"]
    #[inline]
    pub fn epass(&self) -> EPASSR {
        EPASSR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 5;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 6 - Warning status"]
    #[inline]
    pub fn ewarn(&self) -> EWARNR {
        EWARNR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 6;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 7 - Busoff status"]
    #[inline]
    pub fn boff(&self) -> BOFFR {
        BOFFR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 7;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:2 - Last error code Type of the last error to occur on the CAN bus.The LEC field holds a code which indicates the type of the last error to occur on the CAN bus. This field will be cleared to 0 when a message has been transferred (reception or transmission) without error. The unused code 111 may be written by the CPU to check for updates."]
    #[inline]
    pub fn lec(&mut self) -> _LECW {
        _LECW { w: self }
    }
    #[doc = "Bit 3 - Transmitted a message successfully This bit is reset by the CPU. It is never reset by the CAN controller."]
    #[inline]
    pub fn txok(&mut self) -> _TXOKW {
        _TXOKW { w: self }
    }
    #[doc = "Bit 4 - Received a message successfully This bit is reset by the CPU. It is never reset by the CAN controller."]
    #[inline]
    pub fn rxok(&mut self) -> _RXOKW {
        _RXOKW { w: self }
    }
    #[doc = "Bit 5 - Error passive"]
    #[inline]
    pub fn epass(&mut self) -> _EPASSW {
        _EPASSW { w: self }
    }
    #[doc = "Bit 6 - Warning status"]
    #[inline]
    pub fn ewarn(&mut self) -> _EWARNW {
        _EWARNW { w: self }
    }
    #[doc = "Bit 7 - Busoff status"]
    #[inline]
    pub fn boff(&mut self) -> _BOFFW {
        _BOFFW { w: self }
    }
}